A Critical Net Reshape-Router for High-performance VLSI Layout Design

被引：0

作者：

Morimoto, Yusuke ^{[1
]}

Matsushita, Mitsuru ^{[1
]}

Muraoka, Michiaki ^{[1
]}

Toyonaga, Masahiko ^{[1
]}

机构：

[1] Kochi Univ, Grad Sch Integrated Arts & Sci, Kochi 7808520, Japan

来源：

2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS) | 2014年

关键词：

RMST; Reshape-Router; Maze Router;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

We present a new critical net reshape-router for high-performance VLSI layout design. Our router firstly rips up a critical-net and calculates its approximate RMST (Rectilinear Minimum Steiner Tree) and puts the restricted area for reshape routing. Secondly a multi-layer maze router searches the path of the net inside the restricted area. Our router can search the approximate optimal shape of RMST and save the critical net delay. We evaluated by using several placement data of 8bit MPU. The experimental results show that the critical net length is reduced about 4.4% to 9.5% on average compared to the original net length.

引用

页码：587 / 590

页数：4

共 50 条

[1] A high-performance router design for VDSM NoCs
Narasimhan, A
Srinivasan, K
Sridhar, R
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 301 - 304
[2] Design and evaluation of a high-performance dynamically extensible router
Kuhns, F
DeHart, J
Kantawala, A
Keller, R
Lockwood, J
Pappu, P
Richard, D
Taylor, D
Parwatikar, J
Spitznagel, E
Turner, J
Wong, K
DARPA ACTIVE NETWORKS CONFERENCE AND EXPOSITION, PROCEEDINGS, 2002, : 42 - 64
[3] AUTOMATIC SIGNAL NET-MATCHING FOR VLSI LAYOUT DESIGN
XIONG, XM
GREEN, D
HARDIN, J
RIEDEL, L
PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 524 - 527
[4] Design and Implementation of High-Performance Space Router Based on FPGA
Zhou, Dong
Shen, Xiaohu
Li, Ke
Feng, Guoping
Wang, Luyuan
2019 IEEE 11TH INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2019), 2019, : 704 - 708
[5] Design and VLSI implementation of a high-performance face detection engine
Han, Dongil
Choi, Jongho
Kim, Byungwhan
Cho, Jae Il
COMPUTERS & ELECTRICAL ENGINEERING, 2012, 38 (05) : 1222 - 1239
[6] VLSI Design of a High-Performance Multicontext MQ Arithmetic Coder
Jing, Peng
Zhang, Wei
Yan, Long
Liu, Yanyan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (03) : 396 - 400
[7] Router Architecture for High-Performance NoCs
Carara, Everton
Calazans, Ney
Moraes, Fernando
SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, 2007, : 111 - 116
[8] On the design of a high-performance adaptive router for CC-NUMA multiprocessors
Puente, V
Gregorio, JA
Beivide, R
Izu, C
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2003, 14 (05) : 487 - 501
[9] A PERFORMANCE-DRIVEN GLOBAL ROUTER FOR CUSTOM VLSI CHIP DESIGN
PRASITJUTRAKUL, S
KUBITZ, WJ
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1992, 11 (08) : 1044 - 1051
[10] CPAM: A common power analysis methodology for high-performance VLSI design
Neely, J.Scott
Chen, Howard H.
Walker, Steven G.
Venuto, James
Bucelot, Thomas J.
IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2000, : 303 - 306

← 1 2 3 4 5 →