SOI devices for sub-0.1 μm gate lengths

被引：0
|
作者：
Colinge, JP [1 ]
Park, JT [1 ]
Colinge, CA [1 ]
机构：
[1] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA
来源：
2002 23RD INTERNATIONAL CONFERENCE ON MICROELECTRONICS, VOLS 1 AND 2, PROCEEDINGS | 2002年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Different SOI MOSFET structures for sub 0.1 mum gate lengths are discussed. To reduce short-channel effects such as DIBL and subthreshold slope degradation, thin SOI films have to be used, which causes high source and drain resistance and low threshold voltage problems. These problems can be solved using midgap gate materials, elevated or Schottky S&D structures and multiple gates. The use of ground-plane structures improves the short-channel effects but increase the body effect, while the use of multiple gates (double gate, triple gate, etc.) improves all device characteristics and increase the current drive.
引用
收藏
页码：109 / 113
页数：5
相关论文
共 50 条
  • [31] Experimental study of carrier velocity overshoot in sub-0.1 mu m devices - Physical limitation of MOS structures
    Mizuno, T
    Ohba, R
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 109 - 112
  • [32] Practical compact modeling approaches and options for sub-0.1 μm CMOS technologies
    Chan, MS
    Xi, XM
    He, J
    Cao, KM
    Dunga, MV
    Niknejad, AM
    Ko, PK
    Hu, CM
    MICROELECTRONICS RELIABILITY, 2003, 43 (03) : 399 - 404
  • [33] Characterization and modeling of low frequency noise in sub-0.1μm SiGe pMOSFETs
    Romanjek, K
    Chroboczek, JA
    Ghibaudo, G
    Ernst, T
    NOISE IN DEVICES AND CIRCUITS II, 2004, 5470 : 496 - 506
  • [34] Quantum transport in a cylindrical sub-0.1 μm silicon-based MOSFET
    Balaban, SN
    Pokatilov, EP
    Fomin, VM
    Gladilin, VN
    Devreese, JT
    Magnus, W
    Schoenmaker, W
    Van Rossum, M
    Sorée, B
    SOLID-STATE ELECTRONICS, 2002, 46 (03) : 435 - 444
  • [35] Selective laser annealing (SELA) used in the fabrication of sub-0.1 μM MOSFETs
    Tsukamoto, H
    Suzuki, T
    SOLID-STATE ELECTRONICS, 1998, 42 (04) : 547 - 556
  • [36] PERFORMANCES AND PHYSICAL-MECHANISMS IN SUB-0.1 MU-M GATE LENGTH LDD MOSFETS AT LOW-TEMPERATURE
    BALESTRA, F
    NAKABAYASHI, H
    TSUNO, M
    MATSUMOTO, T
    KOYANAGI, M
    JOURNAL DE PHYSIQUE IV, 1994, 4 (C6): : 13 - 18
  • [37] Monte Carlo study of anisotropic hole velocity overshoot in sub-0.1 μm GaAs devices for complementary circuit applications
    Tagawa, Y
    Awano, Y
    Yokoyama, N
    IEEE/CORNELL CONFERENCE ON ADVANCED CONCEPTS IN HIGH SPEED SEMICONDUCTOR DEVICES AND CIRCUITS, PROCEEDINGS, 1997, : 297 - 303
  • [38] Investigation of indium activation by SRP and SIMS for sub-0.1 μm retrograde channels
    Suvkhanov, A
    Mirabedini, M
    Hornback, V
    Nitodas, SF
    Kalnas, CE
    Ye, CW
    IIT2002: ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2003, : 29 - 32
  • [39] Low frequency noise in sub-0.1μm SiGe pMOSFETs, characterisation and modeling
    Romanjek, K
    Ghibaudo, G
    Ernst, T
    Chroboczek, JA
    FLUCTUATION AND NOISE LETTERS, 2004, 4 (02): : L309 - L318
  • [40] The use of elevated source/drain structure in sub-0.1 mu m NMOSFETs
    Sun, JJ
    Tsai, JY
    Yee, KF
    Osburn, CM
    MICROELECTRONIC DEVICE AND MULTILEVEL INTERCONNECTION TECHNOLOGY II, 1996, 2875 : 178 - 185
12345