A sub-mW MPEG-4 motion estimation processor core for mobile video application

被引:1
|
作者
Kuroda, Y [1 ]
Miyakoshi, J [1 ]
Miyama, M [1 ]
Imamura, K [1 ]
Hashimoto, H [1 ]
Yoshimoto, M [1 ]
机构
[1] Kanazawa Univ, Fac Engn, Kanagawa 9208667, Japan
关键词
D O I
10.1109/ASPDAC.2004.1337632
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper describes a sub-mW motion estimation processor core for MPEG4 video encoding. It features a Gradient Descent Search algorithm whose computation power is only 7% of the conventional 1:4-subsampling search, producing higher picture quality. Another feature is an optimized SIMID datapath architecture to decrease a clock frequency and an operating voltage. It has been fabricated with CMOS 5-metal 0.18 um technology. The measured power consumption to process a QCIF 15 fps video is 0.4 mW under 0.85 MHz@1.0
引用
收藏
页码:527 / 528
页数:2
相关论文
共 50 条
  • [1] A sub-mW MPEG-4 motion estimation processor core for mobile video application
    Miyama, M
    Miyakoshi, J
    Kuroda, Y
    Imamura, K
    Hashimoto, H
    Yoshimoto, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (09) : 1562 - 1570
  • [2] A sub-mW MPEG-4 motion estimation processor core for mobile video application
    Miyakoshi, J
    Kuroda, Y
    Miyama, M
    Imamura, K
    Hashimoto, H
    Yoshimoto, M
    [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 181 - 184
  • [3] An efficient motion estimation method for MPEG-4 video encoder
    Yang, WJ
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2003, 49 (02) : 441 - 446
  • [4] Adaptive motion estimation algorithm for MPEG-4 video coding
    Kim, SJ
    Ahn, JH
    Yim, CH
    [J]. SEVENTH INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND ITS APPLICATIONS, VOL 2, PROCEEDINGS, 2003, : 141 - 144
  • [5] Algorithmic complexity, motion estimation and a VLSI architecture for MPEG-4 core profile video codecs
    Stechele, W
    [J]. 2001 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2001, : 172 - 175
  • [6] A 90 mW MPEG-4 video codec LSI with the capability for core profile
    Hashimoto, T
    Kuromaru, S
    Toujima, M
    Kohashi, Y
    Matsuo, M
    Sugisawa, Y
    Kuromaru, M
    Yonezawa, T
    Kajita, S
    Kondo, T
    Otsuki, H
    Hashimoto, K
    Nakajima, H
    Fukunaga, T
    Toida, H
    Iizuka, Y
    Fujimoto, H
    Michiyama, J
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2003, E86C (07): : 1374 - 1384
  • [7] Fast MPEG-4 motion estimation: Processor based and flexible VLSI implementations
    Kuhn, PM
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 23 (01): : 67 - 92
  • [8] Fast MPEG-4 Motion Estimation: Processor Based and Flexible VLSI Implementations
    Peter M. Kuhn
    [J]. Journal of VLSI signal processing systems for signal, image and video technology, 1999, 23 : 67 - 92
  • [9] Fast motion estimation of arbitrarily shaped video objects in MPEG-4
    Hui, KC
    Siu, WC
    Chan, YL
    [J]. SIGNAL PROCESSING-IMAGE COMMUNICATION, 2003, 18 (01) : 33 - 50
  • [10] A video signal processor core for motion estimation in MPEG2 encoding
    Mombers, F
    Nicoulaz, D
    Gumm, M
    Dogimont, S
    Mlynek, D
    Bellifemine, F
    Garino, P
    Torielli, A
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 2805 - 2808