Measurements of gate-oxide interface roughness in strained-Si virtual substrate SiGe/Si MOSFET device structures

被引:0
|
作者
Norris, DJ
Cullis, AG
Olsen, SH
O'Neill, AG
Zhang, J
机构
[1] Univ Sheffield, Dept Elect & Elect Engn, Sheffield S1 3JD, S Yorkshire, England
[2] Univ Newcastle Upon Tyne, Sch Elect Elect & Comp Engn, Newcastle Upon Tyne NE1 7RU, Tyne & Wear, England
[3] Univ London Imperial Coll Sci Technol & Med, Ctr Elect Mat & Devices, Dept Phys, London SW7 2BW, England
关键词
D O I
暂无
中图分类号
TB3 [工程材料学];
学科分类号
0805 ; 080502 ;
摘要
A series of SiGe/Si virtual substrate based n-channel Si MOSFETs have been analysed using transmission electron microscopy (TEM). The focal point of this work is to investigate the effect of gate oxidation upon an undulating virtual substrate surface. We find that cross-sectional TEM images of devices processed on such a wafer show a significant difference in the amplitude of gate-oxide interface roughness at the sloping edges of substrate surface. Moreover, such nanoscale roughening correlates to the variable vicinal nature of the undulating SiGe substrate surface. Methods for quantitative measurement of the roughness are presented.
引用
收藏
页码:389 / 392
页数:4
相关论文
共 50 条
  • [21] Stress determination in strained-Si grown on ultra-thin SiGe virtual substrates
    Perova, T. S.
    Lyutovich, K.
    Kasper, E.
    Waldron, A.
    Oehme, M.
    Moore, R. A.
    MATERIALS SCIENCE AND ENGINEERING B-SOLID STATE MATERIALS FOR ADVANCED TECHNOLOGY, 2006, 135 (03): : 192 - 194
  • [22] Impact of strained-Si thickness and Ge out-diffusion on gate oxide quality for strained-Si surface channel n-MOSFETs
    Dalapati, GK
    Chattopadhyay, S
    Kwa, KSK
    Olsen, SH
    Tsang, YL
    Agaiby, R
    O'Neill, AG
    Dobrosz, P
    Bull, SJ
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1142 - 1152
  • [23] A comparative study of surface quantization effects in Si and strained-Si MOS structures with ultrathin gate oxides
    Dey, Munmun
    Chattopadhyay, Sanatan
    2009 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRONIC AND PHOTONIC DEVICES AND SYSTEMS (ELECTRO-2009), 2009, : 58 - 61
  • [24] Low-frequency noise of strained-Si nMOSFETs fabricated on a chemical-mechanical-polished SiGe virtual substrate
    Lin, H. Y.
    Wu, S. L.
    Chang, S. J.
    Wang, Y. P.
    Kuo, C. W.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2008, 23 (10)
  • [25] Study on physical model for strained Si MOSFET with hetero-polycrystalline SiGe gate
    Wang Bin
    Zhang He-Ming
    Hu Hui-Yong
    Zhang Yu-Ming
    Song Jian-Jun
    Zhou Chun-Yu
    Li Yu-Chen
    ACTA PHYSICA SINICA, 2013, 62 (21)
  • [26] Effect of Sample Thickness on SiO2/Si Interface Roughness Characterization through Transmission Electron Microscope Measurements in Strained-Si MOSFETs
    Zhao, Yi
    Matsumoto, Hirosaki
    Koyama, Susumu
    Takenaka, Mitsuru
    Takagi, Shinichi
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2012, 159 (01) : H57 - H60
  • [27] Growth of High Quality Strained-Si on Ultra-Thin SiGe-on-Insulator Substrate
    Liu Xu-Yan
    Liu Wei-Li
    Ma Xiao-Bo
    Chen Chao
    Song Zhi-Tang
    Lin Cheng-Lu
    CHINESE PHYSICS LETTERS, 2009, 26 (11)
  • [28] Performance enhancement of strained-Si MOSFETs fabricated on a chemical-mechanical-polished SiGe substrate
    Sugii, N
    Hisamoto, D
    Washio, K
    Yokoyama, N
    Kimura, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (12) : 2237 - 2243
  • [29] Study of Substrate Induced Strained-Si/SiGe Channel for Optimizing CMOS Digital Circuit Characteristics
    Sen, Susanta
    Chattopadhyay, Sanatan
    Mukhopadhyay, Bratati
    2012 5TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC), 2012,
  • [30] Implications of gate design on RF performance of sub-100nm strained-Si/SiGe nMODFETs
    Ouyang, QQ
    Koester, SJ
    Chu, JO
    Saenger, KL
    Ott, JA
    Jenkins, KA
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 203 - 206