High-mobility strained-Si PMOSFET's

被引:113
|
作者
Nayak, DK
Goto, K
Yutani, A
Murota, J
Shiraki, Y
机构
[1] TOHOKU UNIV,ELECT COMMUN RES INST,SENDAI,MIYAGI 980,JAPAN
[2] UNIV TOKYO,RCAST,TOKYO 153,JAPAN
关键词
D O I
10.1109/16.536817
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Operation and fabrication of a new high channel-mobility strained-Si PMOSFET are presented. The growth of high-quality strained Si layer on completely relaxed, step-graded, SiGe buffer layer is demonstrated by gas source MBE. The strained-Si layer is characterized by double crystal X-ray diffraction, photoluminescence, and transmission electron microscopy. The operation of a PMOSFET is shown by device simulation and experiment. The high-mobility strained-Si PMOSFET is fabricated on strained-Si, which is grown epitaxially on a completely relaxed step-graded Si0.82Ge0.18 buffer layer on Si(100) substrate. At high vertical fields (high \V-g\), the channel mobility of the strained-Si device is found to be 40% and 200% higher at 300 K and 77 K, respectively, compared to those of the bulk Si device. In the case of the strained-Si device, degradation of channel mobility due to Si/SiO2 interface scattering is found to be more pronounced compared to that of the bulk Si device. Carrier confinement at the type-II strained-Si/SiGe-buffer interfaces clearly demonstrated from device transconductance and C-V measurements at 300 K and 77 K.
引用
收藏
页码:1709 / 1716
页数:8
相关论文
共 50 条
  • [41] Fabrication of Strained-Si/Strained-Ge Heterostructures on Insulator
    Leonardo Gomez
    Michael Canonico
    Meekyung Kim
    Pouya Hashemi
    Judy L. Hoyt
    Journal of Electronic Materials, 2008, 37
  • [42] Research on Electron Mobility Model for Tensile Strained-Si(101) with Properties of Semiconducting Materials
    Nan, Meng
    Hu, Huiyong
    Zhang, Heming
    Shi, Xujia
    Xuan, Rongxi
    Bin, Wang
    ADVANCED RESEARCH ON MATERIAL ENGINEERING AND ELECTRICAL ENGINEERING, 2013, 676 : 8 - 12
  • [43] Estimation of hole mobility in strained Si1-xGex buried channel heterostructure PMOSFET
    Kar, GS
    Ray, SK
    Kim, T
    Banerjee, SK
    Chakrabarti, NB
    SOLID-STATE ELECTRONICS, 2001, 45 (05) : 669 - 676
  • [44] Low-field hole mobility model of strained Si1-xGex pMOSFET
    Zhang, Xuefeng
    Xu, Jingping
    Zou, Xiao
    Zhang, Lanjun
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2006, 27 (11): : 2000 - 2004
  • [45] A new strained-Si channel power MOSFET for high performance applications
    Cho, YK
    Roh, TM
    Kim, J
    ETRI JOURNAL, 2006, 28 (02) : 253 - 256
  • [46] Border-trap characterization in high-κ strained-si MOSFETs
    Maji, Debabrata
    Duttagupta, S. P.
    Rao, V. Rarngopal
    Yeo, Chia Ching
    Cho, Byung-Jin
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 731 - 733
  • [47] Nanoscale Characterization of Gate Leakage in Strained High-Mobility Devices
    Kapoor, Raman
    Escobedo-Cousin, Enrique
    Olsen, Sarah H.
    Bull, Steve J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (11) : 4016 - 4023
  • [48] Hole transport in UTB MOSFETs in strained-Si directly on insulator with strained-Si thickness less than 5 nm
    Aberg, I
    Hoyt, JL
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (09) : 661 - 663
  • [49] Electrothermal characteristics of strained-Si MOSFETs in high-current operation
    Choi, CH
    Chun, JH
    Dutton, RW
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (11) : 1928 - 1931
  • [50] Fabrication of strained-Si/strained-Ge heterostructures on insulator
    Gomez, Leonardo
    Canonico, Michael
    Kim, Meekyung
    Hashemi, Pouya
    Hoyt, Judy L.
    JOURNAL OF ELECTRONIC MATERIALS, 2008, 37 (03) : 240 - 244