Electrothermal characteristics of strained-Si MOSFETs in high-current operation

被引:9
|
作者
Choi, CH [1 ]
Chun, JH [1 ]
Dutton, RW [1 ]
机构
[1] Stanford Univ, Ctr Integrated Syst, Stanford, CA 94305 USA
关键词
bipolar current gain; device simulation; electrostatic discharge (ESD); fullband Monte Carlo simulation; phonon mean-free-path; self-heating problem; SiGe; strained-Si MOS;
D O I
10.1109/TED.2004.836542
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electrothermal characteristics of strained-Si MOSFETs, operating in the high-current regime have been studied using device simulation. The phonon mean-free-path of strained-Si devices in the presence of high electric fields is determined based on fullband Monte Carlo device simulation. Strained-Si nMOS devices have higher bipolar-current gain and impact ionization rates compared to bulk-Si nMOS devices due to the smaller energy bandgap and longer phonon rnean-free-path. Even though strained-Si devices have self-heating problems due to the lower thermal conductivity of the buried SiGe layer, the devices can be used beneficially for electrostatic discharge protection devices to achieve lower holding voltage (V-h) and higher second breakdown triggering current (I-t2), compared to those of bulk-Si devices, owing to the high bipolar current gain and current uniformity.
引用
收藏
页码:1928 / 1931
页数:4
相关论文
共 50 条
  • [1] High performance power MOSFETs with strained-Si channel
    Cho, YK
    Kwon, SK
    Jung, HB
    Kim, JD
    PROCEEDINGS OF THE 17TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2005, : 191 - 194
  • [2] Low-temperature electrical characteristics of strained-Si MOSFETs
    Sugii, N. (sugii@crl.hitachi.co.jp), 1924, Japan Society of Applied Physics (42):
  • [3] Reliability Issues In Strained-Si MOSFETs
    Mahato, S. S.
    Saha, A. R.
    IETE JOURNAL OF RESEARCH, 2007, 53 (03) : 277 - 284
  • [4] Low-temperature electrical characteristics of strained-Si MOSFETs
    Sugii, N
    Washio, K
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2003, 42 (4B): : 1924 - 1927
  • [5] Analytical drain current model for nanoscale strained-Si/SiGe MOSFETs
    Batwani, Himanshu
    Gaur, Mayank
    Kumar, M. Jagadesh
    COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING, 2009, 28 (02) : 353 - 371
  • [6] Ballistic Transport in SiGe and Strained-Si MOSFETs
    Curatola, G.
    Iannaccone, G.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2003, 2 (2-4) : 309 - 312
  • [7] Ballistic Transport in SiGe and Strained-Si MOSFETs
    G. Curatola
    G. Iannaccone
    Journal of Computational Electronics, 2003, 2 : 309 - 312
  • [8] Simulation and modelling of transport properties in strained-Si and strained-Si/SiGe-on-insulator MOSFETs
    Roldán, JB
    Gámiz, F
    SOLID-STATE ELECTRONICS, 2004, 48 (08) : 1347 - 1355
  • [9] Drain current model for strained-Si/Si1-xGex/strained-Si double-gate MOSFETs including quantum effects
    Mohammadi, S.
    Afzali-Kusha, A.
    Mohammadi, S.
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2011, 26 (09)
  • [10] Border-trap characterization in high-κ strained-si MOSFETs
    Maji, Debabrata
    Duttagupta, S. P.
    Rao, V. Rarngopal
    Yeo, Chia Ching
    Cho, Byung-Jin
    IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) : 731 - 733