Expression equivalence checking using interval analysis

被引:6
|
作者
Ghodrat, Mohammad Ali [1 ]
Givargis, Tony
Nicolau, Alex
机构
[1] Univ Calif Irvine, Dept Comp Sci, Irvine, CA 92697 USA
[2] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA
基金
美国国家科学基金会;
关键词
expression equivalence; interval analysis; mutual exclusion;
D O I
10.1109/TVLSI.2006.878471
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Arithmetic expressions are the fundamental building blocks of hardware and software systems. An important problem in computational theory is to decide if two arithmetic expressions are equivalent. However, the general problem of equivalence checking, in digital computers, belongs to the NP Hard class of problems. Moreover, existing general techniques for solving this decision problem are applicable to very simple expressions and impractical when applied to more complex expressions found in programs written in high-level languages. In this paper, we propose a method for solving the arithmetic expression equivalence problem using partial evaluation. In particular, our technique is specifically designed to solve the problem of equivalence checking of arithmetic expressions obtained from high-level language descriptions of hardware/software systems. In our method, we use interval analysis to substantially prune the domain space of arithmetic expressions and limit the evaluation effort to a sufficiently limited set of subspaces. Our results show that the proposed method is fast enough to be of use in practice.
引用
收藏
页码:830 / 842
页数:13
相关论文
共 50 条
  • [1] Equivalence checking of combinational circuits using Boolean expression diagrams
    Hulgaard, H
    Williams, PF
    Andersen, HR
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1999, 18 (07) : 903 - 917
  • [2] Equivalence checking of combinational circuits using Boolean expression diagrams
    Department of Information Technology, Technical University of Denmark, DK-2800 Lyngby, Denmark
    IEEE Trans Comput Aided Des Integr Circuits Syst, 7 (903-917):
  • [3] Equivalence checking using independent cuts
    Xu, Z
    Yan, XL
    Lu, YJ
    Ge, HT
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 482 - 485
  • [4] Equivalence Checking using Trace Partitioning
    Mukherjee, Rajdeep
    Kroening, Daniel
    Melham, Tom
    Srivas, Mandayam
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 13 - 18
  • [5] Equivalence checking using structural methods
    Kunz, Wolfgang
    Stoffel, Dominik
    IT - Information Technology, 2001, 43 (01): : 8 - 15
  • [6] Sequential equivalence checking using cuts
    Huang, Wei
    Tang, PuShan
    Ding, Min
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 455 - 458
  • [7] Equivalence checking using abstract BDDs
    Jha, S
    Lu, Y
    Minea, M
    Clarke, EM
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 332 - 337
  • [8] Using SAT for combinational equivalence checking
    Goldberg, EI
    Prasad, MR
    Brayton, RK
    DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 114 - 121
  • [9] Equivalence checking using cuts and heaps
    Kuehlmann, A
    Krohm, F
    DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 263 - 268
  • [10] Equivalence Checking using Grobner Bases
    Sayed-Ahmed, Amr
    Grosse, Daniel
    Soeken, Mathias
    Drechsler, Rolf
    PROCEEDINGS OF THE 2016 16TH CONFERENCE ON FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD 2016), 2016, : 169 - 176