Results of benchmarking of advanced CD-SEMs at the 90-nm CMOS technology node

被引:6
|
作者
Bunday, BD [1 ]
Bishop, M [1 ]
Allgair, JA [1 ]
机构
[1] Int SEMATECH Mfg Initiat, Austin, TX 78741 USA
关键词
D O I
10.1117/12.535960
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The Advanced Metrology Advisory Group (AMAG) is a council composed of the chief CD-metrologists from the International SEMATECH Manufacturing Initiative (ISMI) consortium's Member Companies and from the National Institute of Standards (NIST). The AMAG wrote and, in 2002, with CD-SEM supplier involvement, updated the "Unified Advanced CD-SEM Specification for Sub-130nm Technology (Version 2002)" [1] to be a living document which outlines the required performance of advanced CD-SEMs for supplier compliance to the 2003 International Technology Roadmap for Semiconductors [2], and also conveys member companies' other collective needs to vendors. Through applying this specification during the mid-2003 timeframe, a benchmarking effort of the currently available advanced CD-SEMs has been performed. These results are presented here. The AMAG Unified Specification includes sections outlining the test methodologies, metrics, and wafer-target requirements for each parameter included in the benchmark, and, when applicable, prescribes a target specification compatible with the ITRS and methodologies compatible with the demands of 90nm technology. Parameters to be considered include: Precision, Repeatability and Reproducibility Accuracy, Apparent Beam Width and Resolution Charging and Contamination Tool-to-Tool Matching Pattern Recognition and Navigation Accuracy Throughput Instrumentation Outputs Tool Automation and Utility Precision and Accuracy of Profile Measurement Precision and Accuracy of Roughness Measurement Previous studies under this same project have been published, with the initial version of the International Sematech Unified Specification in 1998 [3], and multi-supplier benchmarks in 1999 [4] and 2001 [5][6]. The results for the 2003 benchmark [7] will be shown and compared to the ITRS, and composite viewpoints showing these 2003 benchmark results compared to the past results are also shown, demonstrating interesting CD-SEM industry trends.
引用
收藏
页码:151 / 172
页数:22
相关论文
共 50 条
  • [41] An Ultra-Broadband Subharmonic Mixer With Distributed Amplifier Using 90-nm CMOS Technology
    Hung, Shih-Han
    Cheng, Kai-Wen
    Wang, Yeong-Her
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 2013, 61 (10) : 3650 - 3657
  • [42] An area-efficient PLL architecture in 90-nm CMOS
    Lim, PJ
    2005 Symposium on VLSI Circuits, Digest of Technical Papers, 2005, : 48 - 49
  • [43] A 90-nm CMOS Embedded Low Power SRAM Compiler
    Zhang, Zhao-Yong
    Chen, Chia-Cheng
    Zheng, Jian-Bin
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 625 - +
  • [44] A Modified ESD Clamp Circuit for 90-nm CMOS Process
    Liu, Hong-Xia
    Yang, Zhao-Nian
    Luo, Yi
    Liu, Chen
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 872 - 875
  • [45] Layout of Decoupling Capacitors in IP Blocks for 90-nm CMOS
    Meng, Xiongfei
    Saleh, Resve
    Arabi, Karim
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (11) : 1581 - 1588
  • [46] Process and reliability of air-gap Cu interconnect using 90-nm node technology
    Noguchi, J
    Sato, K
    Konishi, N
    Uno, S
    Oshima, T
    Ishikawa, K
    Ashihara, H
    Saito, T
    Kubo, M
    Tamaru, T
    Yamada, Y
    Aoki, H
    Fujiwara, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (03) : 352 - 359
  • [47] NEC unveils 90-nm embedded DRAM technology
    不详
    AMERICAN CERAMIC SOCIETY BULLETIN, 2005, 84 (05): : 6 - 6
  • [48] Design of Conventional three-stage CMOS comparator in 90-nm CMOS Technology and comparative analysis with its counterparts
    Nanda, Satyabrata
    Panda, Avipsa S.
    2015 INTERNATIONAL CONFERENCE ON SMART SENSORS AND SYSTEMS (IC-SSS 2015), 2015,
  • [49] A floating-body cell fully compatible with 90-nm CMOS technology node for a 128-Mb SOI DRAM and its scalability
    Hamamoto, Takeshi
    Minami, Yoshihiro
    Shino, Tomoaki
    Kusunoki, Naoki
    Nakajima, Hiroomi
    Morikado, Mutsuo
    Yamada, Takashi
    Inoh, Kazumi
    Sakamoto, Atsushi
    Higashi, Tomoki
    Fujita, Katsuyuki
    Hatsuda, Kosuke
    Ohsawa, Takashi
    Nitayama, Akihiro
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (03) : 563 - 571
  • [50] A 40-74 GHz amplitude/phase control MMIC using 90-nm CMOS technology
    Wu, Pei-Si
    Chang, Hong-Yeh
    Lei, Ming-Fong
    Huang, Bo-, Jr.
    Wang, Huei
    Yu, Cheng-Ming
    2007 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE, VOLS 1 AND 2, 2007, : 197 - +