共 50 条
- [31] Board Level Solder Joint Reliability Design and Analysis of FOWLP 2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 316 - 320
- [32] Harsh solder joint reliability tests by impact drop and highly accelerated life test (HALT) 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 205 - 209
- [34] The Effects of Response Features on Failure Modes of Board Level Drop Impact Test 2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 984 - 988
- [35] Progress in research of SMT solder joint reliability during drop impact Zhendong yu Chongji/Journal of Vibration and Shock, 2007, 26 (10): : 92 - 95
- [36] Low silver lead-free solder joint reliability of VFBGA packages under board level drop test at-45°C 2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 762 - 765
- [37] Simulating analysis of dynamic responses for CSP under board level drop test ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 645 - +
- [38] Effect of solder composition and substrate surface finish on board level drop test reliability ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1109 - 1113
- [39] Effect of impact pulse parameters on consistency of board level drop test and dynamic responses 55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 665 - 673
- [40] Advanced Analysis of WLCSP Copper Interconnect Reliability under Board Level Drop Test EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1086 - 1095