Board Level Dynamic Response and Solder Ball Joint Reliability Analysis under Drop Impact Test with Various Impact Orientations

被引:11
|
作者
Xu, Z. J. [1 ]
Yu, T. X. [1 ]
机构
[1] Hong Kong Univ Sci & Technol, Dept Mech Engn, Hong Kong, Hong Kong, Peoples R China
关键词
D O I
10.1109/EPTC.2008.4763573
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Portable electronics, such as notebooks, cameras and cell phones, can be easily dropped by our miss handling. To mimic the real dropping, drop tests are usually used to study the dynamic response of Printed Circuit Board (PCB) as well as the reliability of the solder ball joints in laboratory. The reliability of solder ball joints is a critical issue since the whole device may be losing functions or failed by disconnection of one single solder ball joint between a chip and a PCB. The main purpose of the present study is to investigate the dynamic response of PCBs and the failure mechanisms of solder ball joints in BGA under board level drop tests with various impact orientations. Impact orientation is an important variable which determines not only the magnitude of the stress/strain but also the dominant stress/strain component in solder joints [1]. Previous studies mainly focused on the drop test with merely one impact orientation [2]. In the present study, the drop impact tests were conducted with four impact orientations. Owing to the lacking of experimental methods/tools for measuring stress/strain of solder ball joints, Finite Element Method (FEM) is used to simulate the various drop impact test conditions and to predict the stress, elastic/plastic strain and strain rate fields in the solder ball joints array. In the simulation, the drop tests were simulated by commercial FEM software ABAQUS (TM)-Explicit with an adoption of a novel Input acceleration (Input-G) method [2]. The lead-free solder's rate-dependent material property derived from a Mini-Split Hopkinson Bar technique, which was developed in our laboratory, is applied in the present modeling. After verified by experimental results, all the information on stresses, strains and strain rates are very valuable in investigating the failure mechanisms of solder joints under various impact conditions. For instance, the dominant stress/strain components found from the simulation results can be employed to study the failure mechanisms with different impact orientations; and the strain rate fields in solder joints are used to compare the drop test with our previous study of the single solder ball shear impact [4].
引用
收藏
页码:1080 / 1085
页数:6
相关论文
共 50 条
  • [31] Board Level Solder Joint Reliability Design and Analysis of FOWLP
    Zhang, Xiaowu
    Lau, Boon Long
    Chen, Haoran
    Han, Yong
    Jong, Ming Chinq
    Lim, Sharon Pei Siang
    Lim, Simon Siak Boon
    Wang, Xiaobai
    Andriani, Yosephine
    Liu, Songlin
    2020 IEEE 22ND ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2020, : 316 - 320
  • [32] Harsh solder joint reliability tests by impact drop and highly accelerated life test (HALT)
    Che, FX
    Pang, JHL
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 205 - 209
  • [33] Proportional hazards model for reliability analysis of solder joints under various drop-impact and vibration conditions
    You, M-Y
    Liu, F.
    Meng, G.
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART O-JOURNAL OF RISK AND RELIABILITY, 2012, 226 (O2) : 194 - 202
  • [34] The Effects of Response Features on Failure Modes of Board Level Drop Impact Test
    Liu, Y.
    Sun, F. L.
    Kessels, F. J. H. D.
    van Driel, W. D.
    Zhang, G. Q.
    2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 984 - 988
  • [35] Progress in research of SMT solder joint reliability during drop impact
    Liu, Fang
    Meng, Guang
    Zhao, Mei
    Zhendong yu Chongji/Journal of Vibration and Shock, 2007, 26 (10): : 92 - 95
  • [36] Low silver lead-free solder joint reliability of VFBGA packages under board level drop test at-45°C
    Niu, Xiaoyan
    Zhang, Zhanbiao
    Wang, Guixiang
    Shu, Xuefeng
    2014 15TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2014, : 762 - 765
  • [37] Simulating analysis of dynamic responses for CSP under board level drop test
    Pan Kai-lin
    Zhou Bin
    Yan Yi-lin
    ICEPT: 2006 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2006, : 645 - +
  • [38] Effect of solder composition and substrate surface finish on board level drop test reliability
    Jiang, Don-Son
    Hung, Joe
    Wang, Yu-Po
    Hsiao, C. S.
    ADVANCES IN ELECTRONIC PACKAGING 2005, PTS A-C, 2005, : 1109 - 1113
  • [39] Effect of impact pulse parameters on consistency of board level drop test and dynamic responses
    Luan, JE
    Tee, TY
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 665 - 673
  • [40] Advanced Analysis of WLCSP Copper Interconnect Reliability under Board Level Drop Test
    Tee, Tong Yan
    Bin Tan, Long
    Anderson, Rex
    Ng, Hun Shen
    Low, Jim Hee
    Khoo, Choong Peng
    Moody, Robert
    Rogers, Boyd
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1086 - 1095