A Domain Specific Interconnect for Reconfigurable Computing

被引：0
|
作者：
Rajopadhye, Sanjay [1 ]
Gautam [1 ]
Renganarayana, Lakshminarayanan
机构：
[1] Colorado State Univ, Ft Collins, CO 80523 USA
来源：
LCTES'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN-SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS | 2008年
关键词：
FPGA; coarse grain reconfiguration; silicon compilation;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Affine Control Loops (ACLs) occur frequently in data- and compute-intensive applications. Implementing ACLs directly on dedicated hardware has the potential for spectacular performance improvement in area, time and energy. An important challenge for such direct hardware compilation of ACLs is the interconnection between the different processing elements, which may be non-local as well as dynamic. We propose a generic, reconfigurable interconnection fabric which can realize the data-path of any ACL and be dynamically reconfigured in constant time. We have applied for a patent for this technology.
引用
收藏
页码：79 / 88
页数：10
相关论文
共 50 条
  • [1] A domain specific interconnect for reconfigurable computing
    Rajopadhye, Sanjay
    Gautam
    Renganarayana, Lakshminarayanan
    ACM SIGPLAN NOTICES, 2008, 43 (07) : 79 - 88
  • [2] Interconnect estimation for mesh-based reconfigurable computing
    Shen, Haibin
    You, Rongquan
    Jin, Yier
    Ji, Aiming
    EMBEDDED AND UBIQUITOUS COMPUTING, PROCEEDINGS, 2006, 4096 : 766 - 775
  • [3] Implementation and validation of architectural space exploration techniques for domain-specific reconfigurable computing
    Gayatri Mehta
    Alex K. Jones
    Design Automation for Embedded Systems, 2013, 17 : 27 - 51
  • [4] Implementation and validation of architectural space exploration techniques for domain-specific reconfigurable computing
    Mehta, Gayatri
    Jones, Alex K.
    DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2013, 17 (01) : 27 - 51
  • [5] A Reconfigurable Architecture Specific for the Butterfly Computing
    Xie, Jing
    Fan, Kai
    Mao, Zhigang
    Wang, Qin
    Yang, Chao
    Zhu, Wen
    Wang, Suliang
    2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 83 - 86
  • [6] Scaling Constraints for Memristor-based Programmable Interconnect in Reconfigurable Computing Arrays
    Murray, John J.
    Foshie, Adam Z.
    Shawkat, Mst Shamim Ara
    Rose, Garrett S.
    2021 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2021), 2021, : 102 - 107
  • [7] MXF practice and reconfigurable application specific computing
    Golson, Chris
    Vos, Kees
    Guiot, Frederic
    Doyle, Gregory
    SMPTE MOTION IMAGING JOURNAL, 2006, 115 (7-8): : 248 - 254
  • [8] A reconfigurable interconnect fabric with optical circuit switch and software optimizer for stream computing systems
    Schares, L.
    Zhang, X. J.
    Wagle, R.
    Rajan, D.
    Selo, P.
    Chang, S. P.
    Giles, J.
    Hildrum, K.
    Kuchta, D.
    Wolf, J.
    Schenfeld, E.
    OFC: 2009 CONFERENCE ON OPTICAL FIBER COMMUNICATION, VOLS 1-5, 2009, : 1794 - +
  • [9] A hybrid interconnect network-on-chip and a transaction level modeling approach for reconfigurable computing
    Lenart, Thomas
    Svensson, Henrik
    Owall, Viktor
    DELTA 2008: FOURTH IEEE INTERNATIONAL SYMPOSIUM ON ELECTRONIC DESIGN, TEST AND APPLICATIONS, PROCEEDINGS, 2008, : 398 - 404
  • [10] Democratizing Domain-Specific Computing
    Chi, Yuze
    Qiao, Weikang
    Sohrabizadeh, Atefeh
    Wang, Jie
    Cong, Jason
    COMMUNICATIONS OF THE ACM, 2023, 66 (01) : 74 - 85
12345