Verification strategy determination using dependence analysis of transaction-level models

被引:1
|
作者
Regimbal, S [1 ]
Savaria, Y [1 ]
Bois, G [1 ]
机构
[1] Ecole Polytech, Dept Elect Engn, Montreal, PQ H3C 3A7, Canada
关键词
D O I
10.1109/IWSOC.2004.1319856
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is well known that functional verification is a real bottleneck in any digital design development. A robust verification strategy should specify which testbenches are required to verify a system. With a modular system, the determination of which testbenches are required to confirm successful integration of each module is generally done in an ad-hoc fashion. In this paper, we propose a systematic approach supported by a tool to determine effective module combinations that should be verified when integrating a modular system. A goal of verification being to detect errors, it is valuable to create the most favorable situation to detect them. Our proposed approach is based on a static dependence analysis of a transaction-level model and the evaluation of module combinations using a verifiability metric. Using our methodology, we are able to provide quantitative results in order to help verification engineers determine which module combinations are the most appropriate for integration.
引用
收藏
页码:87 / 92
页数:6
相关论文
共 50 条
  • [11] Transaction-level models for AMBA bus architecture using SystemC 2.0
    Caldari, M
    Conti, M
    Coppola, M
    Curaba, S
    Pieralisi, L
    Turchetti, C
    DESIGNERS FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2003, : 26 - 31
  • [12] Herding in the cryptocurrency market: A transaction-level analysis
    Gemayel, Roland
    Preda, Alex
    JOURNAL OF INTERNATIONAL FINANCIAL MARKETS INSTITUTIONS & MONEY, 2024, 91
  • [13] Utility of Transaction-Level Hardware Models in Refinement Checking
    Mahajan, Yogesh
    Malik, Sharad
    2010 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP (HLDVT), 2010, : 121 - 128
  • [14] Automating hazard checking in transaction-level microarchitecture models
    Mahajan, Yogesh
    Malik, Sharad
    FMCAD 2007: FORMAL METHODS IN COMPUTER AIDED DESIGN, PROCEEDINGS, 2007, : 62 - 65
  • [15] Fine-grained transaction-level verification: Using a variable transactor for improved coverage at the signal level
    Ara, K
    Suzuki, K
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (08) : 1234 - 1240
  • [16] BLOCKCHAIN LETTER OF CREDIT: A TRANSACTION-LEVEL ANALYSIS
    Bhat, Asif
    Nor, Rizal Mohd
    Amiruzzaman, Md
    JOURNAL OF ENGINEERING SCIENCE AND TECHNOLOGY, 2021, 16 : 120 - 136
  • [17] A performance and functional assertion-based verification methodology at transaction-level
    Ardakani, Hassan Hatefi
    Gharehbaghi, Amir Masoud
    Hessabi, Shaahin
    2007 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2007, : 337 - +
  • [18] Transaction-level power analysis of VLSI digital systems
    Vece, G. B.
    Conti, M.
    Orcioni, S.
    INTEGRATION-THE VLSI JOURNAL, 2015, 50 : 116 - 126
  • [19] Transaction-Level Modeling and Refinement Using State Charts
    Findenig, Rainer
    Leitner, Thomas
    Ecker, Wolfgang
    COMPUTER AIDED SYSTEMS THEORY, PT 1, 2013, 8111 : 134 - 141
  • [20] Transaction-level Analysis for Electric Vehicle Charging in Jeju
    Lee, Junghoon
    Park, Gyung-Leen
    Lee, Sanghee
    Hyun, Yebin
    Ko, Seongbu
    Kim, Jiwon
    ICBDR 2017: PROCEEDINGS OF 2017 INTERNATIONAL CONFERENCE ON BIG DATA RESEARCH, 2015, : 89 - 92