Analysis and Design of High Speed/High Linearity Continuous Time Delta-Sigma Modulator

被引：0

作者：

Chu, Chao ^{[1
]}

Brueckner, Timon ^{[1
]}

Kauffman, John G. ^{[1
]}

Anders, Jens ^{[1
]}

Becker, Joachim ^{[1
]}

Ortmanns, Maurits ^{[1
]}

机构：

[1] Univ Ulm, Inst Microelect, D-89069 Ulm, Germany

来源：

2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2013年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper considers the implementation of a continuous-time low-pass single-hit AF, analog-digital converter (ADC) for radar applications. By taking advantage of the high transit frequency of a 0.25pm SiGe BiCMOS technology, the 3rdorder modulator operates at 1.92GHz and achieves 77.8dB SNDR within a bandwidth of 15MHz, when simulating the sensitive circuit parts on transistor level. Thanks to the inherent linearity of single-bit digital-analog converter (DAC), high linearity of 90dB spurious-free dynamic range (SFDR) can be achieved.

引用

页码：1268 / 1271

页数：4

共 50 条

[41] Optimal design methodology for high-order continuous-time wideband delta-sigma converters
Ke, Yi
Radiom, Soheil
Rezaee, HamidReza
Vandenbosch, Guy
Craninckx, Jan
Gielen, Georges
2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 743 - +
[42] Design and VLSI implementation of an adaptive delta-sigma modulator
Cauwenberghs, G
ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 155 - 160
[43] A Low Switching Noise and High-Efficiency Buck Converter Using a Continuous-Time Reconfigurable Delta-Sigma Modulator
Cho, Young-Kyun
Kim, Myung-Don
Kim, Choul-Young
IEEE TRANSACTIONS ON POWER ELECTRONICS, 2018, 33 (12) : 10501 - 10511
[44] A sixth-order subsampling continuous-time bandpass delta-sigma modulator
Chen, Y
Tiew, KT
2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5589 - 5592
[45] A CMOS Temperature Sensor Based on a Chopped Continuous-Time Delta-Sigma Modulator
Li, Po-Yu
Lee, Wei-En
Lin, Ching-Tzung
Wu, Li-Te
Lin, Tsung-Hsien
2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
[46] Optimization of Modulator and Circuits for Low Power Continuous-Time Delta-Sigma ADC
Marker-Villumsen, Niels
Bruun, Erik
2014 NORCHIP, 2014,
[47] A Continuous-Time Delta-Sigma Modulator with Self-ELD Compensated Quantizer
Han, Changsok
Kim, Taewook
Maghari, Nima
2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
[48] Nauta OTA in a Second-Order Continuous-Time Delta-Sigma Modulator
Irfansyah, Astria Nur
Long Pham
Nicholson, Andrew
Lehmann, Torsten
Jenkins, Julian
Hamilton, Tara Julia
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 849 - 852
[49] Top-down design methodology of a multi-bit continuous-time delta-sigma modulator
Mariano, A.
Dallet, D.
Deval, Y.
Begueret, J. -B.
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2009, 60 (1-2) : 145 - 153
[50] On the design of a fourth-order continuous-time LC delta-sigma modulator for UHF A/D conversion
Cherry, JA
Snelgrove, WM
Gao, WN
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2000, 47 (06) : 518 - 530

← 1 2 3 4 5 →