Development of front-end readout electronics for high time resolution measurements with UFSD

被引:0
|
作者
Olave, J. [1 ]
Fausti, F. [1 ]
Cartiglia, N. [1 ]
Ferrero, M. [1 ]
Arcidiacono, R. [1 ,2 ]
Mandurrino, M. [1 ]
Sola, V [1 ,3 ]
Staiano, A. [1 ]
Mazza, S. [4 ]
机构
[1] Ist Nazl Fis Nucl, Sect Torino, Turin, Italy
[2] Univ Piemonte Orientate, Vercelli, VC, Italy
[3] Univ Torino, Turin, Italy
[4] Univ Calif Santa Cruz, SCIPP, Santa Cruz, CA 95064 USA
基金
欧洲研究理事会;
关键词
ASIC; front-end electronics; UFSD sensors; timing measurements;
D O I
暂无
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
The research of a few tens of pico-seconds accuracy in timing measurements is currently a hot topic not only in the field of high energy physics but also in several applied physics branches. The Ultra Fast Silicon Detector group of the Turin section of the INFN is involved in this challenge, developing extremely fast silicon sensors. This group spent the recent years simulating and designing UFSD devices, which are essentially a particular type of Low Gain Avalanche Diodes optimized for timing application. These innovative devices for particle tracking are furthermore suitable for a very accurate time measure. The novelty improving the time tagging capability is enabled by the inclusion of a controlled low gain in the detector response, therefore increasing the detector output signal amplitude while keeping controlled the noise. A fast detecting system requires a high-performance front-end electronics to be coupled with the sensors. In cutting-edge experiments like the High-Luminosity LHC, both high spatial and time resolutions are strict constraints. Therefore, highly segmented sensors are employed, implying high density of channels and integrated VLSI electronics. Thanks to the experience gained with the development and the characterization of other timing ASICs, the group is currently exploring various design possibilities for low power front-end electronics to be coupled with UFSDs. The design approach is based on the study of different amplifier architectures, with a dedicated study on the delays introduced by parasitic components. Moreover, taking advantage of different scaled and ultra-scaled CMOS technology nodes, it will be possible to compare among various technology features changing with thThe research of a few tens of pico-seconds accuracy in timing measurements is currently a hot topic not only in the field of high energy physics but also in several applied physics branches. The Ultra Fast Silicon Detector group of the Turin section of the INFN is involved in this challenge, developing extremely fast silicon sensors. This group spent the recent years simulating and designing Ultra-Fast Silicon Detectors (UFSDs), pe of Low Gain Avalanche Diodes optimized for timing application. These innovative devices for particle tracking are furthermore suitable for a very accurate time measure. The novelty improving the time tagging capability is enabled by the inclusion of a controlled low gain in the detector response, therefore increasing the detector output signal amplitude while keeping controlled the noise. A fast detecting system requires a high-performance front-end electronics to be coupled with the sensors. In cutting-edge experiments like the High-Luminosity LHC, both high spatial and time resolutions are strict constraints. Therefore, highly segmented sensors are employed, implying high density of channels and integrated VLSI electronics. Thanks to the experience gained with the development and the characterization of other timing ASICs, the group is currently exploring various design possibilities for low power front-end electronics to be coupled with UFSDs. The design approach is based on the study of different amplifier architectures, with a dedicated study on the delays introduced by parasitic components. Moreover, taking advantage of different scaled and ultra-scaled CMOS technology nodes, it will be possible to compare among various technology features changing with the technology scaling. After an extensive phase of study and design simulation, our group is planning to develop a multichannel ASIC in a commercial 110 mu m technology. The planned prototype is a 2 mm x 5 mm chip consisting of 24 channels.
引用
收藏
页数:3
相关论文
共 50 条
  • [21] The front-end data conversion and readout electronics for the CMS ECAL upgrade
    Mazza, G.
    Cometti, S.
    JOURNAL OF INSTRUMENTATION, 2018, 13
  • [22] Ionization Readout Electronics for SuperCDMS SNOLAB Employing a HEMT Front-End
    R. Partridge
    Journal of Low Temperature Physics, 2014, 176 : 911 - 916
  • [23] A Serializer ASIC at 5 Gbps for Detector Front-end Electronics Readout
    Ye, Jingbo
    XIV INTERNATIONAL CONFERENCE ON CALORIMETRY IN HIGH ENERGY PHYSICS (CALOR 2010), 2011, 293
  • [24] Design of the Front-End Readout Electronics for ATLAS Tile Calorimeter at the sLHC
    Tang, F.
    Anderson, K.
    Drake, G.
    Genat, J. -F.
    Oreglia, M.
    Pilcher, J.
    Price, L.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (02) : 1255 - 1259
  • [25] Thermal influences of the front-end electronics on the Alice TPC readout chamber
    Popescu, S
    Frankenfeld, U
    Schmidt, HR
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (06) : 2879 - 2888
  • [26] Front-end electronics for the Scalable Readout System ofRD51
    Martoiu, S.
    Muller, H.
    Toledo, J.
    2011 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2011, : 2036 - 2038
  • [27] Front-end electronics design based on Vernier method for a high resolution MicroPET
    Kang, Xiaowen
    Liu, Yaqiang
    Sun, Xishan
    Wang, Shi
    Xia, Yan
    Zhang, Zhicheng
    Wu, Zhaoxia
    Jin, Yongjie
    BMEI 2008: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON BIOMEDICAL ENGINEERING AND INFORMATICS, VOL 2, 2008, : 800 - 803
  • [28] Development of low noise CCD readout front-end
    Jamrozy, M.
    Kasprowicz, G.
    Romaniuk, R.
    Pozniak, K.
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2015, 2015, 9662
  • [29] Front-end electronics in a 65 nm CMOS process for high density readout of pixel sensors
    Gaioni, Luigi
    Manghisoni, Massimo
    Ratti, Lodovico
    Re, Valerio
    Traversi, Gianluca
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2011, 650 (01): : 163 - 168
  • [30] Development, Design and Characterization of a Novel Protocol and Interfaces for the Control and Readout of Front-End Electronics in High Energy Physics Experiments
    Costantino, N.
    Borgese, G.
    Saponara, S.
    Fanucci, L.
    Incandela, J.
    Magazzu, G.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2013, 60 (01) : 352 - 364