共 50 条
- [1] New Multi-level Inverter Topology with Reduced Number of Switches [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 462 - 467
- [2] A New Seven Level Symmetric Inverter with Reduced Number of Switches and DC Sources [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
- [3] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
- [6] Structure of Boost DC and Multilevel Inverter with Reduced Switches for 7 level [J]. 2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
- [10] MULTI-LEVEL INVERTER USING A SINGLE DC VOLTAGE SOURCE CONNECTED IN PARALLEL WITH CAPACITORS CONNECTED IN SERIES [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY INFORMATION AND COMMUNICATION (ICCPEIC), 2017, : 568 - 571