Symmetric Multi-Level Boost Inverter with Single DC Source Using Reduced Number of Switches

被引:6
|
作者
Marimuthu, Marikkannu [1 ]
Vijayalakshmi, Subramanian [1 ]
机构
[1] Saranathan Coll Engn, Trichy 620012, Tamil Nadu, India
来源
TEHNICKI VJESNIK-TECHNICAL GAZETTE | 2020年 / 27卷 / 05期
关键词
level circuit; multi-level boost converter (MBC); multi-level inverter (MU); pulse width modulation (PWM); total harmonic distortion (THD); COMPONENTS; CONVERTERS; TOPOLOGY; CONNECTION; VOLTAGE;
D O I
10.17559/TV-20190717065800
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
In this paper a novel multilevel boost DC to DC converter with H-Bridge inverter circuit for single DC source is proposed. The proposed scheme has two stages: the first one is a multilevel boost converter which gives a multilevel dc output for a single dc source and the second level is a H-Bridge converter which converts multilevel DC to multilevel AC at required frequency. This DC-DC converter not only reduces the DC source but also reduces the switches, diodes and capacitors. This leads to decrease of the amount and the inverter space installation in order to increase the required output voltage by increasing the number of capacitors and diodes in the DC to DC converter. Comparison between the number of power switches for the suggested topology and other topologies in the recent literature is presented. Simulation results are conveyed through MatLAB/Simulink domain and the working of the suggested converter is realized.
引用
收藏
页码:1585 / 1591
页数:7
相关论文
共 50 条
  • [1] New Multi-level Inverter Topology with Reduced Number of Switches
    Singh, Varsha
    Babu, Gubbala V. V. Rajendra
    Singh, V. P.
    [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 462 - 467
  • [2] A New Seven Level Symmetric Inverter with Reduced Number of Switches and DC Sources
    Balamurugan, M.
    Prakash, Gnana M.
    Umashankar, S.
    [J]. 2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [3] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches
    Madhav, Leela K.
    Babu, Challa
    Ponnambalam, P.
    Mahapatra, Ashutos
    [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
  • [4] Single DC source three-phase multilevel inverter using reduced number of switches
    Tsang, Kai-Ming
    Chan, Wai-Lok
    [J]. IET POWER ELECTRONICS, 2014, 7 (04) : 775 - 783
  • [5] Trends and Challenges in Multi-Level Inverter with Reduced Switches
    Srinivasan, Ganesh Kumar
    Rivera, Marco
    Loganathan, Vijayaraja
    Ravikumar, Dhanasekar
    Mohan, Balaji
    [J]. ELECTRONICS, 2021, 10 (04) : 1 - 23
  • [6] Structure of Boost DC and Multilevel Inverter with Reduced Switches for 7 level
    Kumar, Kanike Vinod
    Kumar, R. Saravana
    [J]. 2019 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2019,
  • [7] A new multi-level inverter with reduced number of switches based on modified H-bridge
    Annamalai, T.
    Udhayakumar, K.
    [J]. International Journal of Power Electronics, 2019, 10 (1-2) : 49 - 64
  • [8] A new symmetric modular eleven-level inverter using single and double source unit for low voltage applications with reduced number of switches
    Fakhri, Naser
    Laali, Sara
    Naderi, Mohammad Salay
    Rahimi, Hossein
    Farkoush, Saeid Gholami
    [J]. IET POWER ELECTRONICS, 2023,
  • [9] Design and analysis of a new multi-level inverter topology with a reduced number of switches and controlled by PDPWM technique
    Chakir, Fatima
    EL Magri, Abdelmounime
    Lajouad, Rachid
    Kissaoui, Mohamed
    Chakir, Mostafa
    Bouattane, Omar
    [J]. INTERNATIONAL JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING SYSTEMS, 2023, 14 (05) : 593 - 600
  • [10] MULTI-LEVEL INVERTER USING A SINGLE DC VOLTAGE SOURCE CONNECTED IN PARALLEL WITH CAPACITORS CONNECTED IN SERIES
    Elanangai, V
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTATION OF POWER, ENERGY INFORMATION AND COMMUNICATION (ICCPEIC), 2017, : 568 - 571