共 50 条
- [1] New Multi-level Inverter Topology with Reduced Number of Switches [J]. 2017 INTERNATIONAL CONFERENCE OF ELECTRONICS, COMMUNICATION AND AEROSPACE TECHNOLOGY (ICECA), VOL 1, 2017, : 462 - 467
- [3] Fuzzy Logic Controller for Nine Level Multi-Level Inverter with Reduced Number of Switches [J]. 2017 INNOVATIONS IN POWER AND ADVANCED COMPUTING TECHNOLOGIES (I-PACT), 2017,
- [4] The New Topology of Multilevel Inverter with Reduced Number of Switches [J]. 2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
- [5] Analysis of a Multilevel Inverter Topology with Reduced Number of Switches [J]. TRANSACTIONS ON ENGINEERING TECHNOLOGIES: SPECIAL ISSUE OF THE WORLD CONGRESS ON ENGINEERING AND COMPUTER SCIENCE 2013, 2014, : 41 - 54
- [7] DESIGN OF NEW SYMMETRICAL NINE LEVEL INVERTER WITH REDUCED NUMBER OF SWITCHES [J]. REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2018, 63 (02): : 196 - 201
- [8] A new multilevel inverter topology, controlled by the pulse width and height modulation (PWHM) technique, with a reduced number of switches [J]. PRZEGLAD ELEKTROTECHNICZNY, 2024, 100 (08): : 178 - 184
- [9] A New Multilevel Inverter Topology with Reduced Number of Power Switches [J]. 2012 IEEE INTERNATIONAL CONFERENCE ON POWER AND ENERGY (PECON), 2012, : 55 - 59
- [10] A Multilevel Inverter Topology With Reduced Number of Switches [J]. 2016 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS ENGINEERING (ICISE), 2016, : 268 - 271