Investigation of Wall-slip Effect on Paste Release Characteristic in Flip chip Stencil Printing Process

被引:1
|
作者
Durairaj, R. [1 ]
Mallik, S. [2 ]
Seman, A. [2 ]
Marks, A. [2 ]
Ekere, N. N. [2 ]
机构
[1] UTAR, Dept Engn, Fac Sci & Engn, Kuala Lumpur 53300, Malaysia
[2] Univ Greenwich, Medway Sch Engn, Elect Mfg Engn Res Grp, Chatham ME4 4TB, Kent, England
关键词
D O I
10.1109/EPTC.2008.4763615
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
As the trend toward further miniaturisation of pocket and handheld consumer electronic products continues apace, the requirements for even smaller solder joints will continue. With further reductions in the size of solder joints, the reliability of solder joints will become more and more critical to the long-term performance of electronic products. Solder joints play an important role in electronics packaging, serving both as electrical interconnections between the components and the board, and as mechanical support for components. With world-wide legislation for the removal/reduction of lead and other hazardous materials from electrical and electronic products, the electronics manufacturing industry has been faced with an urgent search for new lead-free solder alloy systems and other solder alternatives. In order to achieve high volume, low cost production, the stencil printing process and subsequent wafer bumping of solder paste has become indispensable. There is wide agreement in industry that the paste printing process accounts for the majority of assembly defects, and most defects originate from poor understanding of the effect of printing process parameters on printing performance. The printing of ICAs and lead-free solder pastes through the very small stencil apertures required for flip chip applications was expected to result in increased stencil clogging and incomplete transfer of paste to the printed circuit pads. Paste release from the stencil apertures is dependent on the interaction between the solder paste, surface pad and aperture wall; including its shape. At these very narrow aperture sizes the paste rheology becomes crucial for consistent paste withdrawal because for smaller paste volumes surface tension effects become dominant over viscous flow. Successful aperture filling and release will greatly depend on the rheology of the paste material. Wall-slip plays an important role in characterising the flow behaviour of solder paste materials. The wall slip arises due to the various attractive and repulsive forces acting between the solder particles and the walls of the measuring geometry. These interactions could lead to the presence of a thin solvent layer adjacent to the wall, which gives rise to slippage. The wall slip effect can play an important role in ensure successful paste release after the printing process. The aim of this study was to investigate the influence of the paste microstructure on slip formation for the paste materials (lead-free solder paste and isotropic conductive adhesives). The effect of surface roughness on the paste viscosity was investigated. It was also found that altering the surface roughness of the parallel plate measuring geometry did not significantly eliminate wall slip as was expected. But results indicate that the use of a relatively rough surface helps to increase paste adhesion to the plates, inducing structural breakdown of the paste, Most importantly, the study also demonstrated on bow the wall slip formation in the paste material could be utilised for understanding of the paste microstructure and its flow behaviour.
引用
收藏
页码:1328 / +
页数:2
相关论文
共 13 条
  • [1] Evaluation of process parameters for flip chip stencil printing
    Nguty, TA
    Riedlin, MHA
    Ekere, NN
    [J]. TWENTY THIRD IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1998, : 206 - 216
  • [2] Stencil printing process development for flip chip interconnect
    Li, L
    Thompson, P
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (03): : 165 - 170
  • [3] Investigation of wall-slip effect on lead-free solder paste and isotropic conductive adhesives
    R. Durairaj
    S. Mallik
    A. Seman
    N. N. Ekere
    [J]. Sadhana, 2009, 34 : 799 - 810
  • [4] Stencil printing process development for low cost flip chip interconnect
    Li, L
    Wiegele, S
    Thompson, P
    Lee, R
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 421 - 426
  • [5] Investigation of wall-slip effect on lead-free solder paste and isotropic conductive adhesives
    Durairaj, R.
    Mallik, S.
    Seman, A.
    Ekere, N. N.
    [J]. SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2009, 34 (05): : 799 - 810
  • [6] Characterization of the solder paste release from small stencil apertures in the stencil printing process
    Aravamudhan, S
    Santos, D
    Pham-Van-Diep, G
    Andres, F
    [J]. JOURNAL OF ELECTRONIC PACKAGING, 2005, 127 (03) : 340 - 352
  • [7] Optimising process parameters for flip chip stencil printing using Taguchi's method
    Rajkumar, D
    Nguty, T
    Ekere, NN
    [J]. TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 382 - 388
  • [8] Numerical investigation on the effect of solder paste rheological behaviour and printing speed on stencil printing
    Krammer, Oliver
    Al-Ma'aiteh, Tareq, I
    Illes, Balazs
    Busek, David
    Dusek, Karel
    [J]. SOLDERING & SURFACE MOUNT TECHNOLOGY, 2020, 32 (04) : 219 - 223
  • [9] Numerical Investigation on the Effect of Squeegee Angle during Stencil Printing Process
    Rusdi, M. S.
    Abdullab, M. Z.
    Aziz, M. S. Abdul
    Abdullah, M. K.
    Bakar, A. A.
    Abd Samad, M. H. S.
    Rethinasamy, P.
    Veerasamy, Sivakumar
    Khor, C. Y.
    [J]. REGIONAL CONFERENCE ON MATERIALS AND ASEAN MICROSCOPY CONFERENCE 2017 (RCM & AMC 2017), 2018, 1082
  • [10] Optimization of electroplating, stencil printing, ball placement solder-bumping flip-chip process technologies
    Xiao, GW
    Gong, JF
    Yau, EWC
    Chan, PCH
    Lee, RSW
    Yuen, MMF
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1850 - 1855