共 50 条
- [1] Stencil printing process development for flip chip interconnect [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (03): : 165 - 170
- [2] Optimising process parameters for flip chip stencil printing using Taguchi's method [J]. TWENTY SIXTH IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, PROCEEDINGS, 2000, : 382 - 388
- [3] Stencil printing process development for low cost flip chip interconnect [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 421 - 426
- [4] Stencil printing technology for 100μm flip chip bumping [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 241 - 246
- [5] Study of Stencil Printing Technology for Fine Pitch Flip Chip Bumping [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 820 - 825
- [6] Investigation of Wall-slip Effect on Paste Release Characteristic in Flip chip Stencil Printing Process [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1328 - +
- [7] Optimization of stencil printing wafer bumping for fine pitch flip chip applications [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1724 - 1730
- [8] Optimization of electroplating, stencil printing, ball placement solder-bumping flip-chip process technologies [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1850 - 1855
- [9] Ultra-fine pitch stencil printing for a low cost and low temperature flip-chip assembly process [J]. IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2007, 30 (01): : 129 - 136