Optimising process parameters for flip chip stencil printing using Taguchi's method

被引:3
|
作者
Rajkumar, D [1 ]
Nguty, T [1 ]
Ekere, NN [1 ]
机构
[1] Univ Salford, Sch Aeronaut Mech & Mfg Engn, Manchester M5 4WT, Lancs, England
关键词
D O I
10.1109/IEMT.2000.910751
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The solder paste printing process is an important process in the assembly of surface mount devices using the reflow soldering technique. There is wide agreement in industry that the paste printing process accounts for the majority of assembly defects, and most defects originate from poor understanding of the effect of printing process parameters on printing performance and the nature of their interactions. The key solder paste printing process parameters considered in this study is the squeegee pressure, squeegee speed, stencil-substrate separation speed and squeegee print direction. Our previous work shows that theses process parameters impact the printing process performance. As the current product miniaturisation trend continue for hand-held consumer products, area array type package solutions [such as chip scale packages and flip chip] are now being designed into,products. The assembly of these devices requires the printing of very small solder paste deposits consistently from pad to pad, and from board to board. This paper concerns the determination of the solder paste printing process window for flip chip assembly applications. Five different solder paste formulations [specially formulated for flip-chip assembly] were evaluated as part of a broader study on low cost solder bumped flip-chip assembly. The results have also been used for establishing guidelines for printing solder pastes for both solder bumping and the flip-chip assembly process. The experimental design for the study was based on the Taguchi method. A 2-level and 4 factors orthogonal array was used for investigating the main effects.
引用
收藏
页码:382 / 388
页数:3
相关论文
共 50 条
  • [1] Evaluation of process parameters for flip chip stencil printing
    Nguty, TA
    Riedlin, MHA
    Ekere, NN
    [J]. TWENTY THIRD IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1998, : 206 - 216
  • [2] Stencil printing process development for flip chip interconnect
    Li, L
    Thompson, P
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (03): : 165 - 170
  • [3] Stencil printing process development for low cost flip chip interconnect
    Li, L
    Wiegele, S
    Thompson, P
    Lee, R
    [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 421 - 426
  • [4] Stencil printing technology for 100μm flip chip bumping
    Manessis, D
    Patzelt, R
    Ostmann, A
    Aschenbrenner, R
    Reichl, H
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 241 - 246
  • [5] Optimal Parameter Design of Solder Residue in Flip Chip Process by Using Taguchi Method
    Kuo, Jian-Long
    Chao, Kai-Lun
    Kuo, Chun-Cheng
    [J]. ADVANCES IN MATERIALS PROCESSING IX, 2010, 443 : 543 - 548
  • [6] Study of Stencil Printing Technology for Fine Pitch Flip Chip Bumping
    Yang, Jin
    Cai, Jian
    Wang, Shuidi
    Jia, Songliang
    [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 820 - 825
  • [7] Microstructure and mechanical properties of Sn-0.7Cu flip chip solder bumps using stencil printing method
    Kim, DG
    Jung, SB
    [J]. MATERIALS TRANSACTIONS, 2005, 46 (11) : 2366 - 2371
  • [8] Investigation of Wall-slip Effect on Paste Release Characteristic in Flip chip Stencil Printing Process
    Durairaj, R.
    Mallik, S.
    Seman, A.
    Marks, A.
    Ekere, N. N.
    [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1328 - +
  • [9] Interfacial reaction and joint reliability of fine-pitch flip-chip solder bump using stencil printing method
    Ha, Sang-Su
    Kim, Dae-Gon
    Kim, Jong-Woong
    Yoon, Jeong-Won
    Joo, Jin-Ho
    Shin, Young-Eui
    Jung, Seung-Boo
    [J]. MICROELECTRONIC ENGINEERING, 2007, 84 (11) : 2640 - 2645
  • [10] Optimization of stencil printing wafer bumping for fine pitch flip chip applications
    Gong, JF
    Yau, EWC
    Chan, PCH
    Lee, RSW
    Yuen, MMF
    [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1724 - 1730