共 50 条
- [1] Evaluation of process parameters for flip chip stencil printing [J]. TWENTY THIRD IEEE/CPMT INTERNATIONAL ELECTRONICS MANUFACTURING TECHNOLOGY SYMPOSIUM, 1998, : 206 - 216
- [2] Stencil printing process development for flip chip interconnect [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2000, 23 (03): : 165 - 170
- [3] Stencil printing process development for low cost flip chip interconnect [J]. 48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 421 - 426
- [4] Stencil printing technology for 100μm flip chip bumping [J]. 2003 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 2003, 5288 : 241 - 246
- [5] Optimal Parameter Design of Solder Residue in Flip Chip Process by Using Taguchi Method [J]. ADVANCES IN MATERIALS PROCESSING IX, 2010, 443 : 543 - 548
- [6] Study of Stencil Printing Technology for Fine Pitch Flip Chip Bumping [J]. 2009 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP 2009), 2009, : 820 - 825
- [8] Investigation of Wall-slip Effect on Paste Release Characteristic in Flip chip Stencil Printing Process [J]. EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 1328 - +
- [10] Optimization of stencil printing wafer bumping for fine pitch flip chip applications [J]. 53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1724 - 1730