Enhancing the Lifetime of Non-Volatile Caches by Exploiting Module-Wise Write Restriction

被引:3
|
作者
Agarwal, Sukarn [1 ]
Kapoor, Hemangee K. [1 ]
机构
[1] IIT Guwahati, Dept CSE, Gauhati 781039, Assam, India
关键词
Non-volatile Memories; Lifetime; Write variation; STT-RAM; INTER;
D O I
10.1145/3299874.3317987
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The emerging Non-Volatile Memory (NVM) technologies offer a good combination of high density and near-zero leakage power, becoming the strongest candidate in the memory hierarchy including caches. However, the weak write endurance of these memories creates a bottleneck towards their employment in the cache hierarchy. This weak endurance shows its effects due to the write variations introduced by the applications and the existing cache management policies. Such variations result in early breakdown of the NVM cells reducing the effective lifetime of the NVM memory component. This paper proposes a technique to mitigate intra-set write variation, i.e. write variations occurring within the cache set. Our policy divides the cache logically into multiple equal-sized modules. During execution, the writes are distributed uniformly across different ways of the different modules within the set. Experimental results using full system simulation show that the proposed technique reduces the intra-set write variation significantly over the baseline and the existing techniques.
引用
收藏
页码:213 / 218
页数:6
相关论文
共 50 条
  • [1] EqualWrites: Reducing Intra-set Write Variations for Enhancing Lifetime of Non-Volatile Caches
    Mittal, Sparsh
    Vetter, Jeffrey S.
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 103 - 114
  • [2] Improving the Lifetime of Non-Volatile Cache by Write Restriction
    Agarwal, Sukarn
    Kapoor, Hemangee K.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (09) : 1297 - 1312
  • [3] Write Variation aware Cache Partitioning for improved lifetime in Non-Volatile Caches
    Nath, Arijit
    Kapoor, Hemangee K.
    [J]. 2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 425 - 430
  • [4] Management policies for non-volatile write caches
    Haining, TR
    Long, DDE
    [J]. 1999 IEEE INTERNATIONAL PERFORMANCE, COMPUTING AND COMMUNICATIONS CONFERENCE, 1999, : 321 - 328
  • [5] Lifetime Enhancement of Non-Volatile Caches by Exploiting Dynamic Associativity Management Techniques
    Agarwal, Sukarn
    Kapoor, Hemangee K.
    [J]. VLSI-SOC: OPPORTUNITIES AND CHALLENGES BEYOND THE INTERNET OF THINGS, 2019, 500 : 46 - 71
  • [6] LastingNVCache: A Technique for Improving the Lifetime of Non-volatile Caches
    Mittal, Sparsh
    Vetter, Jeffrey S.
    Li, Dong
    [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 535 - 541
  • [7] Towards a Better Lifetime for Non-Volatile Caches in Chip Multiprocessors
    Agarwal, Sukarn
    Kapoor, Hemangee K.
    [J]. 2017 30TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2017 16TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID 2017), 2017, : 29 - 34
  • [8] Write Intensity Prediction for Energy-Efficient Non-Volatile Caches
    Ahn, Junwhan
    Yoo, Sungjoo
    Choi, Kiyoung
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2013, : 223 - 228
  • [9] Prolonging Lifetime of Non-volatile Last Level Caches with Cluster Mapping
    Soltani, Morteza
    Ebrahimi, Mohammad
    Navabi, Zainalabedin
    [J]. 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), 2016, : 329 - 334
  • [10] WOW: Wise ordering for writes - Combining spatial and temporal locality in non-volatile caches
    Gill, BS
    Modha, DS
    [J]. USENIX ASSOCIATION PROCEEDINGS OF THE 4TH USENIX CONFERENCE ON FILE AND STORAGE TECHNOLOGIES, 2005, : 129 - 142