Analysis of Dynamic Power Management on Multi-Core Processors

被引:0
|
作者
Bircher, W. Lloyd [1 ]
John, Lizy K. [1 ]
机构
[1] Univ Texas Austin, Dept Elect & Comp Engn, Lab Comp Architecture, Austin, TX 78712 USA
关键词
power management; performance; operating system; ACPI; multi-core;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Power management of multi-core processors is extremely important because it allows power/energy savings when all cores are not used. OS directed power management according to ACPI (Advanced Power and Configurations Interface) specifications is the common approach that industry has adopted for this purpose. While operating systems are capable of such power management, heuristics for effectively managing the power are still evolving. The granularity at which the cores are slowed down/turned off should be designed considering the phase behavior of the workloads. Using 3-D, video creation, office and e-learning applications from the SYSmark benchmark suite, we study the challenges in power management of a multi-core processor such as the AMD Quad-Core Opteron (TM) and Phenom (TM). We unveil effects of the idle core frequency on the performance and power of the active cores. We adjust the idle core frequency to have the least detrimental effect on the active core performance. We present optimized hardware and operating system configurations that reduce average active power by 30% while reducing performance by an average of less than 3%. We also present complete system measurements and power breakdown between the various systems components using the SYSmark and SPEC CPU workloads. It is observed that the processor core and the disk consume the most power, with core having the highest variability.
引用
收藏
页码:327 / 338
页数:12
相关论文
共 50 条
  • [21] Phase-driven Learning-based Dynamic Reliability Management For Multi-core Processors
    Yang, Zhiyuan
    Serafy, Caleb
    Lu, Tiantao
    Srivastava, Ankur
    [J]. PROCEEDINGS OF THE 2017 54TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2017,
  • [22] Learning-Based Power Management for Multi-Core Processors via Idle Period Manipulation
    Ye, Rong
    Xu, Qiang
    [J]. 2012 17TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2012, : 115 - 120
  • [23] ENHANCED RESOURCE LEVELING INDYNAMIC POWER MANAGEMENT TECHNIQUEOF IMPROVEMENT IN PERFORMANCE FOR MULTI-CORE PROCESSORS
    Khan, Hamayun
    Yasmeen, Anila
    Jan, Sadeeq
    Hashmi, Usman
    Ahmed, Sheeraz
    Khan, M. Yousaf Ali
    Irfan-ud-din
    [J]. JOURNAL OF MECHANICS OF CONTINUA AND MATHEMATICAL SCIENCES, 2019, 14 (06): : 956 - 972
  • [24] A Freespace Crossbar for Multi-core Processors
    Victor, Michel N.
    Silzars, Aris K.
    Davidson, Edward S.
    [J]. ICS'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, 2008, : 56 - +
  • [25] Thermal modeling of multi-core processors
    Xu, Guoping
    [J]. 2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 96 - 100
  • [26] Dynamic Load Balancing Algorithm for Heterogeneous Multi-Core Processors Cluster
    Sharma, Rajkumar
    Kanungo, Priyesh
    [J]. 2014 FOURTH INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS AND NETWORK TECHNOLOGIES (CSNT), 2014, : 288 - 292
  • [27] Research on Dynamic Cache Distribution Scheduling Algorithm on Multi-core Processors
    Zhou, Benhai
    Qiao, Jianzhong
    Lin, Shu-Kuan
    [J]. 2009 INTERNATIONAL CONFERENCE ON E-BUSINESS AND INFORMATION SYSTEM SECURITY, VOLS 1 AND 2, 2009, : 1262 - 1265
  • [28] Interconnect Fabrics for Multi-Core Quantum Processors: A Context Analysis
    Escofet, Pau
    Ben Rached, Sahar
    Rodrigo, Santiago
    Almudever, Carmen G.
    Alarcon, Eduard
    Abadal, Sergi
    [J]. PROCEEDINGS OF THE 2023 16TH INTERNATIONAL WORKSHOP ON NETWORK ON CHIP ARCHITECTURES, NOCARC 2023, 2023, : 34 - 39
  • [29] Real Time Simulation of Power Electronic Systems on Multi-core Processors
    Dixit, Veenu
    Patil, Mahesh B.
    Chandorkar, Mukul C.
    [J]. 2009 INTERNATIONAL CONFERENCE ON POWER ELECTRONICS AND DRIVE SYSTEMS, VOLS 1 AND 2, 2009, : 621 - 626
  • [30] The Jitter Use to Reduce EMI on the Power Lines for Multi-core Processors
    Krol, Tomasz
    Rozenberg, Leonard
    Twardochleb, Michal
    [J]. SOFT COMPUTING IN COMPUTER AND INFORMATION SCIENCE, 2015, 342 : 171 - 180