Efficient AES-GCM for VPNs Using FPGAs

被引：0

作者：

Abdellatif, Karim M. ^{[1
]}

Chotin-Avot, R. ^{[1
]}

Mehrez, H. ^{[1
]}

机构：

[1] Univ Paris 06, SoC Lab LIP6, F-75252 Paris 05, France

来源：

2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS) | 2013年

关键词：

AES-GCM; FPGAs; VPNs;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Since its acceptance as the adopted authenticated encryption algorithm, AES-GCM has been utilized in various security-constrained applications. This paper describes the benefits of adding key-synthesized property to AES-GCM using FPGAs. Presented architectures can be used for applications which require encryption and authentication with slow changing keys like Virtual Private Networks (VPNs). Our architectures were evaluated using Virtex4 and Virtex5 FPGAs. It is shown that the performance of the presented AES-GCM architecture outperforms the previously reported ones.

引用

页码：1411 / 1414

页数：4

共 50 条

[31] Astudy of Authentication Encryption Algorithms (POET, Deoxys, AEZ, MORUS, ACO, AEGIS, AES-GCM) For Automotive Security
Sharaf, Sahar
Mostafa, Hassan
2018 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2018, : 303 - 306
[32] 一种基于AES-GCM的数据完整性校验方法
雷志群
计算机与数字工程, 2016, 44 (11) : 2229 - 2235
[33] GPU-Assisted AES Encryption Using GCM
Schoenberger, Georg
Fuss, Juergen
COMMUNICATIONS AND MULTIMEDIA SECURITY, 2011, 7025 : 178 - 185
[34] 100 Gbit/s AES-GCM Cryptography Engine for Optical Transport Network Systems: Architecture, Design and 40 nm Silicon Prototyping
Mobilon, Eduardo
Arantes, Dalton Soares
MICROELECTRONICS JOURNAL, 2021, 116
[35] Design and implementation of reconfigurable AES IP core using FPGAs
Xu, J
Liu, YF
Dai, ZB
Sun, Y
2005 6th International Conference on ASIC Proceedings, Books 1 and 2, 2005, : 711 - 713
[36] A comparative study of performance of AES final candidates using FPGAs
Dandalis, A
Prasanna, VK
Rolim, JDP
CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS-CHES 2000, PROCEEDINGS, 2001, 1965 : 125 - 140
[37] Efficient Implementation of AES S-box in LUT-6 FPGAs
Nadjia, Anane
Mohamed, Anane
2015 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 56 - +
[38] EFFICIENT AES S-BOXES IMPLEMENTATION FOR NON-VOLATILE FPGAS
Gaspar, Lubos
Drutarovsky, Milos
Fischer, Viktor
Bochard, Nathalie
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 649 - +
[39] COMPACT IMPLEMENTATION OF CCM AND GCM MODES OF AES USING DSP BLOCKS
de la Piedra, Antonio
Touhafi, Abdellah
Braeken, An
2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
[40] Efficient FPGAs using Nanoelectromechanical Relays
Chen, Chen
Parsa, Roozbeh
Patil, Nishant
Chong, Soogine
Akarvardar, Kerem
Provine, J.
Lewis, David
Watt, Jeff
Howe, Roger T.
Wong, H. -S. Philip
Mitra, Subhasish
FPGA 10, 2010, : 273 - 282

← 1 2 3 4 5 →