A Compact Implementation of Salsa20 and Its Power Analysis Vulnerabilities

被引:3
|
作者
Mazumdar, Bodhisatwa [1 ]
Ali, Sk. Subidh [1 ]
Sinanoglu, Ozgur [1 ]
机构
[1] New York Univ Abu Dhabi, Dept Engn, Design Excellence Lab, Abu Dhabi, U Arab Emirates
关键词
ARX; Salsa20; differential power analysis; correlation analysis DPA; success rate; Hamming weight; ALGORITHMS;
D O I
10.1145/2934677
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this article, we present a compact implementation of the Salsa20 stream cipher that is targeted towards lightweight cryptographic devices such as radio-frequency identification (RFID) tags. The Salsa20 stream cipher, ann addition-rotation-XOR (ARX) cipher, is used for high-security cryptography in NEON instruction sets embedded in ARM Cortex A8 CPU core-based tablets and smartphones. The existing literature shows that although classical cryptanalysis has been effective on reduced rounds of Salsa20, the stream cipher is immune to software side-channel attacks such as branch timing and cache timing attacks. To the best of our knowledge, this work is the first to perform hardware power analysis attacks, where we evaluate the resistance of all eight keywords in the proposed compact implementation of Salsa20. Our technique targets the three subrounds of the first round of the implemented Salsa20. The correlation power analysis (CPA) attack has an attack complexity of 2(19). Based on extensive experiments on a compact implementation of Salsa20, we demonstrate that all these keywords can be recovered within 20,000 queries on Salsa20. The attacks show a varying resilience of the key words against CPA that has not yet been observed in any stream or block cipher in the present literature. This makes the architecture of this stream cipher interesting from the side-channel analysis perspective. Also, we propose a lightweight countermeasure that mitigates the leakage in the power traces as shown in the results of Welch's t-test statistics. The hardware area overhead of the proposed countermeasure is only 14% and is designed with compact implementation in mind.
引用
收藏
页数:26
相关论文
共 50 条
  • [31] Plain Text Encryption Using AES, DES and SALSA20 by Java']Java Based Bouncy Castle API on Windows and Linux
    Panda, Madhumita
    Nag, Atul
    2015 SECOND INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING AND COMMUNICATION ENGINEERING ICACCE 2015, 2015, : 541 - 548
  • [32] Analysis of structural vulnerabilities in power transmission grids
    Bompard, Ettore
    Napoli, Roberto
    Xue, Fei
    INTERNATIONAL JOURNAL OF CRITICAL INFRASTRUCTURE PROTECTION, 2009, 2 (1-2) : 5 - 12
  • [33] Analysis of vulnerabilities in MQTT security using Shodan API and implementation of its countermeasures via authentication and ACLs
    Harsha, M. S.
    Bhavani, B. M.
    Kundhavai, K. R.
    2018 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2018, : 2244 - 2250
  • [34] Compact implementation of component library in LTCC technology and its application to CMOS RF power amplifier design
    Sutono, A
    Heo, D
    Chen, E
    Lim, K
    Laskar, J
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 288 - 291
  • [35] Compact diplexer and its implementation for wireless communication systems
    Lee, BH
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2006, 48 (07) : 1413 - 1415
  • [36] COMPACT PULSED POWER AND ITS INDUSTRIAL APPLICATIONS
    Jiang, W.
    Wang, X.
    Yuan, J.
    Liu, K.
    Qiu, J.
    Yokoo, T.
    Takayama, K.
    Wake, M.
    Shimizu, N.
    Tokuchi, A.
    2009 IEEE PULSED POWER CONFERENCE, VOLS 1 AND 2, 2009, : 1 - +
  • [37] Informatization of Power Plant and Its Implementation
    Zhang Zhenghai Zhejiang Electric Power Design Institute
    Electricity, 2006, (03) : 40 - 44
  • [38] DYNAMIC ANALYSIS OF COMPACT HELICAL SYSTEM POWER-SUPPLY AND DESIGNS OF ITS UPGRADE
    TANAHASHI, S
    YAMADA, S
    FUSION ENGINEERING AND DESIGN, 1992, 19 (01) : 93 - 100
  • [39] A correlation power analysis resistant DES algorithm and its circuit implementation on FPGA
    National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China
    Dongnan Daxue Xuebao, 2012, 6 (1063-1068):
  • [40] Advanced DES algorithm against differential power analysis and its hardware implementation
    Jiang Huiping
    Xu Rui
    Bao Sheng
    PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON DATA, PRIVACY, AND E-COMMERCE, 2007, : 316 - +