A correlation power analysis resistant DES algorithm and its circuit implementation on FPGA

被引：0
|
作者：
National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China [1 ]
机构：
来源：
Dongnan Daxue Xuebao | 2012年 / 6卷 / 1063-1068期
关键词：
D O I：
10.3969/j.issn.1001-0505.2012.06.008
中图分类号：
学科分类号：
摘要：
Side channel attack
引用
收藏
相关论文
共 50 条
  • [1] Implementation of correlation power analysis attack on an FPGA DES design
    Shan, W. (wwshan@seu.edu.cn), 2013, Inderscience Enterprises Ltd., 29, route de Pre-Bois, Case Postale 856, CH-1215 Geneva 15, CH-1215, Switzerland (05) : 3 - 4
  • [2] A Power Analysis Resistant FPGA Implementation of NTRUEncrypt
    Mahmoud, Moustafa
    Nakkar, Mouna
    Youssef, Amr
    2017 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (ICM), 2017, : 181 - 184
  • [3] Implementation of DES Encryption Algorithm Based on FPGA and Performance Analysis
    Lian, JiHong
    Chen, Kai
    MECHANICAL AND ELECTRONICS ENGINEERING III, PTS 1-5, 2012, 130-134 : 2953 - +
  • [4] Advanced DES algorithm against differential power analysis and its hardware implementation
    Jiang Huiping
    Xu Rui
    Bao Sheng
    PROCEEDINGS OF THE FIRST INTERNATIONAL SYMPOSIUM ON DATA, PRIVACY, AND E-COMMERCE, 2007, : 316 - +
  • [5] Advanced DES algorithm against differential power analysis and its hardware implementation
    Jiang, Hui-Ping
    Mao, Zhi-Gang
    Jisuanji Xuebao/Chinese Journal of Computers, 2004, 27 (03): : 334 - 338
  • [6] Application and Implementation of DES Algorithm Based on FPGA
    Zhao, Liuwei
    Zhang, Yanbin
    PROCEEDINGS OF THE 2016 6TH INTERNATIONAL CONFERENCE ON MANAGEMENT, EDUCATION, INFORMATION AND CONTROL (MEICI 2016), 2016, 135 : 715 - 719
  • [7] A Simplified FPGA Implementation Based on an Improved DES Algorithm
    Fu Li
    Pan Ming
    THIRD INTERNATIONAL CONFERENCE ON GENETIC AND EVOLUTIONARY COMPUTING, 2009, : 227 - 230
  • [8] Differential Power Analysis and Differential Fault Attack Resistant AES Algorithm and its VLSI Implementation
    Zhao, Jia
    Han, Jun
    Zeng, Xiaoyang
    Li, Liang
    Deng, Yunsong
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2212 - 2215
  • [9] SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA
    Pandey, Bishwajeet
    Thind, Vandana
    Sandhu, Simran Kaur
    Walia, Tamanna
    Sharma, Sumit
    INTERNATIONAL JOURNAL OF SECURITY AND ITS APPLICATIONS, 2015, 9 (07): : 267 - 273
  • [10] Implementation of a recognition algorithm in a reconfigurabile hardware using a FPGA circuit
    Oltu, O
    Milea, PL
    Chu, CY
    2003 INTERNATIONAL SEMICONDUCTOR CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2003, : 407 - 410
12345