A correlation power analysis resistant DES algorithm and its circuit implementation on FPGA

被引：0
|
作者：
National ASIC System Engineering Research Center, Southeast University, Nanjing 210096, China [1 ]
机构：
来源：
Dongnan Daxue Xuebao | 2012年 / 6卷 / 1063-1068期
关键词：
D O I：
10.3969/j.issn.1001-0505.2012.06.008
中图分类号：
学科分类号：
摘要：
Side channel attack
引用
收藏
相关论文
共 50 条
  • [21] Comparative analysis of low power implementation for AES algorithm in ARTIX 7 FPGA & ASIC
    Manoj, G.
    Jayasingh, J. . Roopa
    Divya, P. S.
    Saravanan
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (06): : 23 - 26
  • [22] Finding the Best FPGA Implementation of the DES Algorithm to Secure Smart Cards
    Dichou, Karima
    Tourtchine, Victor
    Rahmoune, Faycal
    2015 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2015, : 439 - U419
  • [23] Power Analysis Attack on Implementation of DES
    Putra, Septafiansyah Dwi
    Ahmad, Adang Suwandi
    Sutikno, Sarwono
    PROCEEDINGS OF 2016 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY SYSTEMS AND INNOVATION (ICITSI), 2016,
  • [24] The Lattice-Ladder Neuron and Its Training Circuit Implementation in FPGA
    Sledevic, Tomyslav
    Navakauskas, Dalius
    2014 IEEE 2nd Workshop on Advances in Information, Electronic and Electrical Engineering (AIEEE), 2014,
  • [25] Implementation in an FPGA circuit of Edge detection algorithm based on the Discrete Wavelet Transforms
    Bouganssa, Issam
    Sbihi, Mohamed
    Zaim, Mounia
    2ND INTERNATIONAL CONFERENCE ON MEASUREMENT INSTRUMENTATION AND ELECTRONICS, 2017, 870
  • [26] Power analysis attacks against FPGA implementations of the DES
    Standaert, FX
    Örs, SB
    Quisquater, JJ
    Preneel, B
    FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2004, 3203 : 84 - 94
  • [27] An efficient architecture for an improved watershed algorithm and its FPGA implementation
    Rambabu, C
    Chakrabarti, I
    Mahanta, A
    2002 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2002, : 370 - 373
  • [28] Improved algorithm for hyperspectral endmember extraction and its FPGA implementation
    Zhang J.
    Lei J.
    Wu L.
    Huang B.
    Li Y.
    Xi'an Dianzi Keji Daxue Xuebao/Journal of Xidian University, 2019, 46 (04): : 22 - 27
  • [29] Research on Image Median Filtering Algorithm and Its FPGA Implementation
    Hu, Yueli
    Ji, Huijie
    PROCEEDINGS OF THE 2009 WRI GLOBAL CONGRESS ON INTELLIGENT SYSTEMS, VOL III, 2009, : 226 - 230
  • [30] A Two Stage Template Matching Algorithm and Its Implementation on FPGA
    Aktas, Hakan
    Sever, Refik
    Toreyin, Behcet Ugur
    2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2015, : 2214 - 2217
12345