Design Techniques for Continuous-Time ΔΣ Modulators With Embedded Active Filtering

被引:33
|
作者
Rajan, Radha S. [1 ]
Pavan, Shanthi [1 ]
机构
[1] Indian Inst Technol, Dept Elect Engn, Madras 600036, Tamil Nadu, India
关键词
Compensation; continuous-time; filter; FIR DAC; oversampling; sigma-delta; ADC;
D O I
10.1109/JSSC.2014.2345023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Continuous-time Delta Sigma modulators (CTDSM) used in wireless systems need to process signals in the presence of interferers. Peaking in the Signal Transfer Function of a conventional design necessitates a higher in-band dynamic range to accommodate interferers. A filter up front solves this problem at the expense of increased power dissipation and degraded linearity of the signal chain. Embedding the filter in the modulator achieves the same objective in a power efficient manner, while improving out-of-band linearity and reducing active area. However, having the filter inside a Delta Sigma loop can be problematic with respect to stability. We show that such a system can be stabilized in a robust manner without extra hardware. Measurements of a CTDSM (signal BW = 2 MHz), with a built-in VGA (0 to 18 dB) and a second order Butterworth filter (4 MHz cutoff), show that the in-band/out-of-band IIP3 improves by about 3/10 dB when compared to the filter-CTDSM cascade, and achieves a similar dynamic range and consumes 25% lower power.
引用
收藏
页码:2187 / 2198
页数:12
相关论文
共 50 条
  • [21] Clock jitter insensitive continuous-time ΣΔ modulators
    Ortmanns, M
    Gerfers, F
    Manoli, H
    ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 1049 - 1052
  • [22] Filtering adjacent channel blockers using signal-transfer-function of continuous-time ΣΔ modulators
    Beilleau, N
    Aboushady, H
    Louërat, MM
    2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, CONFERENCE PROCEEDINGS, 2004, : 329 - 332
  • [23] Continuous-time ΔΣ modulators using distributed resonators
    Kaplan, TS
    Jensen, JF
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2005, 52 (11) : 2397 - 2403
  • [24] A behavioral simulation tool for continuous-time ΔΣ modulators
    Francken, K
    Vogels, M
    Martens, E
    Gielen, G
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 234 - 239
  • [25] Analysis and Design of Wideband Filtering ADCs Using Continuous-Time Pipelining
    Pavan, Shanthi
    Manivannan, Saravana
    Basavaraj, Nishanth
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (01) : 268 - 281
  • [26] Efficient multibit quantization in continuous-time ΣΔ modulators
    De Maeyer, Jeroen
    Rombouts, Pieter
    Weyten, Ludo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) : 757 - 767
  • [27] Automatic synthesis and simulation of continuous-time ΣΔ modulators
    Aboushady, H
    de Lamarre, L
    Beilleau, N
    Louërat, MM
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 674 - 675
  • [28] Top-down design process for continuous-time delta sigma modulators
    Jouida, Nejmeddine
    Rebai, Chibeb
    Ghazel, Adel
    Dallet, Dominique
    2008 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE, 2008, : 191 - +
  • [29] Design of continuous-time sigma-delta modulators with arbitrary feedback waveform
    Oliaei, O
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2003, 50 (08) : 437 - 444
  • [30] Design Techniques to Improve Blocker Tolerance of Continuous-Time ΔΣ ADCs
    Geddada, Hemasundar Mohan
    Park, Chang-Joon
    Jeon, Hyung-Joon
    Silva-Martinez, Jose
    Karsilayan, Aydin Ilker
    Garrity, Douglas
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (01) : 54 - 67