Hardware-Software Co-design for Heterogeneous Multiprocessor Sensor Nodes

被引:0
|
作者
Zhang, Jingyao [1 ]
Iyer, Srikrishna [1 ]
Zheng, Xiangwei [1 ]
Schaumont, Patrick [1 ]
Yang, Yaling [1 ]
机构
[1] Virginia Polytech Inst & State Univ, Dept Elect & Comp Engn, Blacksburg, VA 24060 USA
关键词
NETWORKS;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
To meet the needs of innovative sensor network applications, sensor nodes have long evolved from underpowered single microcontroller designs into complex architectures that accommodate multiple processors and Field Programmable Gate Arrays (FPGAs). We address the problem of conceiving and implementing programs for such sensor node architectures. We rely on a universal, layered hardware/software interface that provides seamless interconnection between tasks running on a micro-controller and tasks running on a FPGA. Resource sharing is handled transparently through a shared-bus communication architecture. We demonstrate our methodology, through a heterogeneous sensor node simulator called SUNSHINE [1] for an application running the sensor nodes. We validate SUNSHINE by demonstrating the applications on a multiprocessor sensor node's testbed, which consists of a FPGA, a microcontroller and a radio front-end.
引用
收藏
页码:20 / 25
页数:6
相关论文
共 50 条
  • [1] AES Hardware-Software Co-Design in WSN
    Otero, Carlos Tadeo Ortega
    Tse, Jonathan
    Manohar, Rajit
    [J]. 21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 85 - 92
  • [2] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    [J]. PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
  • [3] Hardware-Software Co-Design for Decimal Multiplication
    Mian, Riaz-ul-haque
    Shintani, Michihiro
    Inoue, Michiko
    [J]. COMPUTERS, 2021, 10 (02) : 1 - 19
  • [4] HARDWARE-SOFTWARE CO-DESIGN OF EMBEDDED SYSTEMS
    WOLF, WH
    [J]. PROCEEDINGS OF THE IEEE, 1994, 82 (07) : 967 - 989
  • [5] Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators
    Chakraborty, Abhishek
    Srivastava, Ankur
    [J]. 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 549 - 554
  • [6] Hardware-software co-design of a fingerprint matcher on card
    Fons, Mariano
    Fons, Francisco
    Canto, Enrique
    Lopez, Mariano
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY, 2006, : 113 - 118
  • [7] Hardware-software co-design of an iris recognition algorithm
    Lopez, M.
    Daugman, J.
    Canto, E.
    [J]. IET INFORMATION SECURITY, 2011, 5 (01) : 60 - 68
  • [8] Hardware/software co-design of the Stanford FLASH multiprocessor
    Heinrich, M
    Ofelt, D
    Horowitz, MA
    Hennessy, J
    [J]. PROCEEDINGS OF THE IEEE, 1997, 85 (03) : 455 - 466
  • [9] Component-based hardware-software co-design
    Arató, N
    Mann, ZA
    Orbán, A
    [J]. ORGANIC AND PERVASIVE COMPUTING - ARCS 2004, 2004, 2981 : 169 - 183
  • [10] Hardware-Software Co-Design for Network Performance Measurement
    Narayana, Srinivas
    Sivaraman, Anirudh
    Nathan, Vikram
    Alizadeh, Mohammad
    Walker, David
    Rexford, Jennifer
    Jeyakumar, Vimalkumar
    Kim, Changhoon
    [J]. PROCEEDINGS OF THE 15TH ACM WORKSHOP ON HOT TOPICS IN NETWORKS (HOTNETS '16), 2016, : 190 - 196