共 50 条
- [21] Hardware-software co-design of resource constrained systems on a chip [J]. 24TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS WORKSHOPS, PROCEEDINGS, 2004, : 818 - 823
- [22] Speed optimization of AES algorithm with Hardware-Software Co-design [J]. 2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 793 - 798
- [23] Hardware-software co-design of an automatic fingerprint acquisition system [J]. ISIE 2005: Proceedings of the IEEE International Symposium on Industrial Electronics 2005, Vols 1- 4, 2005, : 1123 - 1128
- [25] Hardware-Software Co-design for BLDC Motor Speed Controller Design [J]. ADVANCED MATERIALS RESEARCH II, PTS 1 AND 2, 2012, 463-464 : 1256 - +
- [26] HAAC: A Hardware-Software Co-Design to Accelerate Garbled Circuits [J]. PROCEEDINGS OF THE 2023 THE 50TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, ISCA 2023, 2023, : 128 - 140
- [27] Hardware-software co-design of a fingerprint image enhancement algorithm [J]. IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 3655 - +
- [29] System level memory optimization for hardware-software co-design [J]. PROCEEDINGS OF THE FIFTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES/CASHE '97), 1997, : 55 - 59