Hardware-software co-design of a fingerprint matcher on card

被引:5
|
作者
Fons, Mariano [1 ]
Fons, Francisco [1 ]
Canto, Enrique [1 ]
Lopez, Mariano [2 ]
机构
[1] Univ Rovira & Virgili, Dept Engn Elect Elect & Automat, Tarragona, Spain
[2] Univ Politecn Cataluna, Dept Elect Engn, Vilanova i la Geltrui, Spain
关键词
D O I
10.1109/EIT.2006.252103
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nowadays, security is becoming a real need for society and a real challenge for those everyday activities such as access control, cash terminals, public transport, internet... where user authentication is required prior to giving access to confidential information, relevant places or restricted resources. The implementation of a reliable personal recognition system not based on vulnerable topics such as physical keys or passwords is required. Biometrics-based authentication techniques (e.g. face, iris, fingerprint recognition...) in conjunction with smart cards technologies bring a challenging solution to this need. This paper describes the hardware-software co-design of a fingerprint Match On Card system responsible for matching two fingerprint minutiae sets in a reliable and secure way. The proposed system architecture is composed by a general-purpose 8-bit microcontroller and a 40-kgates FPGA, all embedded in a system on chip device. A good solution is detailed from a performance versus cost point-of-view.
引用
收藏
页码:113 / 118
页数:6
相关论文
共 50 条
  • [1] Hardware-software co-design of an automatic fingerprint acquisition system
    Fons, M
    Fons, F
    Canyellas, N
    Cantó, E
    López, M
    [J]. ISIE 2005: Proceedings of the IEEE International Symposium on Industrial Electronics 2005, Vols 1- 4, 2005, : 1123 - 1128
  • [2] Hardware-software co-design of a fingerprint image enhancement algorithm
    Lopez, Mariano
    Canto, Enrique
    Fons, Mariano
    [J]. IECON 2006 - 32ND ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS, VOLS 1-11, 2006, : 3655 - +
  • [3] AES Hardware-Software Co-Design in WSN
    Otero, Carlos Tadeo Ortega
    Tse, Jonathan
    Manohar, Rajit
    [J]. 21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 85 - 92
  • [4] Hardware-Software Co-Design of AES on FPGA
    Baskaran, Saambhavi
    Rajalakshmi, Pachamuthu
    [J]. PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI'12), 2012, : 1118 - 1122
  • [5] Hardware-Software Co-Design for Decimal Multiplication
    Mian, Riaz-ul-haque
    Shintani, Michihiro
    Inoue, Michiko
    [J]. COMPUTERS, 2021, 10 (02) : 1 - 19
  • [6] HARDWARE-SOFTWARE CO-DESIGN OF EMBEDDED SYSTEMS
    WOLF, WH
    [J]. PROCEEDINGS OF THE IEEE, 1994, 82 (07) : 967 - 989
  • [7] Hardware-Software Co-Design Based Obfuscation of Hardware Accelerators
    Chakraborty, Abhishek
    Srivastava, Ankur
    [J]. 2019 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2019), 2019, : 549 - 554
  • [8] Hardware-software co-design of an iris recognition algorithm
    Lopez, M.
    Daugman, J.
    Canto, E.
    [J]. IET INFORMATION SECURITY, 2011, 5 (01) : 60 - 68
  • [9] Component-based hardware-software co-design
    Arató, N
    Mann, ZA
    Orbán, A
    [J]. ORGANIC AND PERVASIVE COMPUTING - ARCS 2004, 2004, 2981 : 169 - 183
  • [10] Hardware-software co-design of embedded reconfigurable architectures
    Li, YB
    Callahan, T
    Darnell, E
    Harr, R
    Kurkure, U
    Stockwood, J
    [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 507 - 512