FPGA implementations of the ICEBERG block cipher

被引：12

作者：

Standaert, F. -X. ^{[1
]}

Piret, G. ^{[1
]}

Rouvroy, G. ^{[1
]}

Quisquater, J. -J. ^{[1
]}

机构：

[1] Catholic Univ Louvain, Crypto Grp, B-1348 Louvain, Belgium

来源：

INTEGRATION-THE VLSI JOURNAL | 2007年 / 40卷 / 01期

关键词：

block ciphers; hardware implementations; FPGAs; ENCRYPTION; DES;

D O I：

10.1016/j.vlsi.2005.12.008

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents field programmable gate array (FPGA) implementations of ICEBERG, a block cipher designed for reconfigurable hardware implementations and presented at FSE 2004. All its components are involutional and allow very efficient combinations of encryption/decryption. The implementations proposed also allow changing the key and encrypt/decrypt (E/D) mode for every plain text, without any performance loss. In comparison with other recent block ciphers, the implementation results of ICEBERG show a significant improvement of hardware efficiency. Moreover, the key and E/D agility allow considering new encryption modes to counteract certain side-channel attacks. (C) 2006 Elsevier B.V. All rights reserved.

引用

页码：20 / 27

页数：8

共 50 条

[21] Efficient Parallel Implementations of PIPO Block Cipher on CPU and GPU
Choi, Hojin
Seo, Seog Chung
IEEE ACCESS, 2022, 10 : 85995 - 86007
[22] Compact Hardware Implementations of MISTY1 Block Cipher
Yasir
Wu, Ning
Zhang, Xiaoqiang
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (03)
[23] AES block cipher implementations with AMBA-AHB interface
Ceminari, Paola
Arelovich, Ariel
Di Federico, Martin
2017 1ST IEEE CONFERENCE ON PHD RESEARCH IN MICROELECTRONICS AND ELECTRONICS LATIN AMERICA (PRIME-LA), 2017, : 45 - 48
[24] Secure and efficient design of software block cipher implementations on microcontrollers
Pelosi, G. (pelosi@elet.polimi.it), 1600, Inderscience Enterprises Ltd., 29, route de Pre-Bois, Case Postale 856, CH-1215 Geneva 15, CH-1215, Switzerland (04): : 2 - 3
[25] Secure and efficient design of software block cipher implementations on microcontrollers
Barenghi, Alessandro
Pelosi, Gerardo
Terraneo, Federico
INTERNATIONAL JOURNAL OF GRID AND UTILITY COMPUTING, 2013, 4 (2-3) : 110 - 118
[26] Further Results on Efficient Implementations of Block Cipher Linear Layers
Banik, Subhadeep
Funabiki, Yuki
Isobe, Takanori
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2021, E104A (01) : 213 - 225
[27] Efficient Parallel Implementations of PIPO Block Cipher on CPU and GPU
Choi, Hojin
Seo, Seog Chung
IEEE Access, 2022, 10 : 85995 - 86007
[28] High-speed hardware implementations of the KASUMI block cipher
Kitsos, P
Galanis, MD
Koufopavlou, O
2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 549 - 552
[29] Compact ASIC implementation of the ICEBERG block cipher with concurrent error detection
Cheng, Huiju
Heys, Howard M.
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 2921 - 2924
[30] Implementation of SMS4 Block Cipher on FPGA
Jin, Yier
Shen, Haibin
You, Rongquan
2006 FIRST INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND NETWORKING IN CHINA, 2006,

← 1 2 3 4 5 →