Efficient Offline Outer/Inner DAC Mismatch Calibration in Wideband ΔΣ ADCs

被引:2
|
作者
Liu, Hui [1 ]
Rombouts, Pieter [2 ]
Gielen, Georges G. E. [1 ]
机构
[1] Katholieke Univ Leuven, Dept Elect Engn, B-3001 Leuven, Belgium
[2] Univ Ghent, Dept Elect & Informat Syst, B-9000 Ghent, Belgium
关键词
Offline calibration; continuous-time; discrete-time; wideband; Delta Sigma; analog-to-digital converter; DAC mismatch; MASH ADC; 72; DB; MODULATOR; ERRORS;
D O I
10.1109/TCSI.2020.3021761
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Distortion due to feedback DAC mismatch is a key limitation in Delta Sigma ADCs for wideband wireless communications. This article presents an efficient frequency-domain mask-based offline mismatch calibration method of both the outer DAC and the inner DACs in a Delta Sigma ADC. The test stimulus for the calibration is a two-tone signal near the band edge. To avoid the need for high-performance signal generation, a frequency mask is applied to void the stimulus signal and its phase noise. In this way, the method is robust against distortion and jitter in the stimulus signal, which therefore could be combined from two low-quality signal generators. The two-tone band-edge signal has the additional benefit that the number of needed samples of the excitation signal is very modest because as many intermodulations as possible contribute to the calculation of the mismatch errors of the DACs. Experimental results confirming the calibration method are obtained from a prototype chip, designed for an 85MHz signal bandwidth in 28nm CMOS technology. A two-tone stimulus around 78 MHz is applied to calculate the mismatch of the outer DAC and the inner DAC with only 68K samples. With the DACs calibrated, an SFDR improvement of 28.1 dB is achieved for a single-tone input at 5 MHz, while for a two-tone input around 71 MHz, the IM3 is improved from -63.6 dBc to below the noise floor (<-94.1 dBc). This illustrates the effectiveness of the approach.
引用
收藏
页码:4259 / 4269
页数:11
相关论文
共 50 条
  • [21] Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC
    Chen, Yanfei
    Zhu, Xiaolei
    Tamura, Hirotaka
    Kibune, Masaya
    Tomita, Yasumoto
    Hamada, Takayuki
    Yoshioka, Masato
    Ishikawa, Kiyoshi
    Takayama, Takeshi
    Ogawa, Junji
    Tsukamoto, Sanroku
    Kuroda, Tadahiro
    PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 279 - +
  • [22] DAC mismatch shaping in Discrete Time Sigma Delta ADCs with non uniform quantizer
    Vera, Pablo
    Paton, Susana
    2020 XXXV CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2020,
  • [23] A Digital Background Correction Technique Combined with DWA for DAC Mismatch Errors in Multibit ΣA ADCs
    Pakniat, Hossein
    Yavari, Mohammad
    Lotfi, Reza
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 293 - 296
  • [24] Split Capacitor DAC Mismatch Calibration in Successive Approximation ADC
    Chen, Yanfei
    Zhu, Xiaolei
    Tamura, Hirotaka
    Kibune, Masaya
    Tomita, Yasumoto
    Hamada, Takayuki
    Yoshioka, Masato
    Ishikawa, Kiyoshi
    Takayama, Takeshi
    Ogawa, Junji
    Tsukamoto, Sanroku
    Kuroda, Tadahiro
    IEICE TRANSACTIONS ON ELECTRONICS, 2010, E93C (03): : 295 - 302
  • [25] A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs
    Park, Yunsoo
    Kim, Jintae
    Kim, Chulwoo
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (11) : 1889 - 1897
  • [26] Digital background calibration for timing mismatch in time-interleaved ADCs
    Chen, HH
    Lee, J
    Chen, JT
    ELECTRONICS LETTERS, 2006, 42 (02) : 74 - 75
  • [27] A Simple Histogram-Based Capacitor Mismatch Calibration in SAR ADCs
    Wang, Xiao
    Li, Fule
    Wang, Zhihua
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (12) : 2838 - 2842
  • [28] A Digital Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Wu, Shuangyi
    Liu, Yang
    Ning, Ning
    Yu, Qi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2014, 61 (07) : 486 - 490
  • [29] A Filter Bank Mismatch Calibration Technique for Frequency-Interleaved ADCs
    Lei Qiu
    Yuanjin Zheng
    Liter Siek
    Circuits, Systems, and Signal Processing, 2016, 35 : 3847 - 3862
  • [30] A Novel Calibration Algorithm for Timing Mismatch in Time-Interleaved ADCs
    Cao, Yu
    Miao, Peng
    Li, Fei
    2019 5TH INTERNATIONAL CONFERENCE ON FRONTIERS OF SIGNAL PROCESSING (ICFSP 2019), 2019, : 126 - 130