A Digital Background Correction Technique Combined with DWA for DAC Mismatch Errors in Multibit ΣA ADCs

被引：0
|
作者：
Pakniat, Hossein [1 ]
Yavari, Mohammad [1 ]
Lotfi, Reza [2 ]
机构：
[1] Amirkabir Univ Technol, Dept Elect Engn, Integrated Circuits Design Lab, Tehran, Iran
[2] Ferdowsi Univ Mashad, Dept Elect Engn, Mashhad, Iran
来源：
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A digital background correction technique combined with data weighted averaging (DWA) algorithm is presented to overcome the digital-to-analog converters (DACs) unit element mismatch errors in multibit sigma-delta modulators (Sigma Delta Ms). This technique needs a background measurement process. The circuit-level simulation results confirm the validity of the measurement process and the system-level simulation results are provided to verify the usefulness of this correction technique in low oversampling ratios (OSRs). This method enhances the peak signal-to-noise and distortion ratio (SNDR) about 11.5 dB with respect to the DWA algorithm when the OSR is 8.
引用
收藏
页码：293 / 296
页数：4
相关论文
共 50 条
  • [1] Digital estimation and correction of DAC errors in multibit ΔΣ ADCs
    Wang, X
    Kiss, P
    Moon, U
    Steensgaard, J
    Temes, GC
    ELECTRONICS LETTERS, 2001, 37 (07) : 414 - 415
  • [2] Digital correlation technique for the estimation and correction of dac errors in multibit mash ΔΣ ADCs
    Wang, X
    Moon, U
    Liu, M
    Temes, GC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 691 - 694
  • [3] Optimal DWA Design in Scaled CMOS Technologies for Mismatch Cancellation in Multibit ΣΔ ADCs
    Celin, Alberto
    Gerosa, Andrea
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1454 - 1457
  • [4] A DAC Mismatch Calibration Technique for Multibit ΣΔ Modulators
    Ali, Shafqat
    Tanner, Steve
    Farine, Pierre Andre
    2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
  • [5] A Background Calibration Method for DAC Mismatch Correction in Multibit Sigma-Delta Modulators
    Ali, Shafqat
    Tanner, Steve
    Farine, Pierre Andre
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 427 - 430
  • [6] A Digital Correction Technique for Channel Mismatch in TI ΣΔ ADCs
    Beydoun, Ali
    Loumeau, Patrick
    Nguyen, Van-Tam
    2010 IEEE INTERNATIONAL MICROWAVE WORKSHOP SERIES ON RF FRONT-ENDS FOR SOFTWARE DEFINED AND COGNITIVE RADIO SOLUTIONS (IMWS 2010), 2010,
  • [7] Digital background calibration of capacitor-mismatch errors in pipelined ADCs
    Taherzadeh-Sani, Mohammad
    Hamoui, Anas A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (09) : 966 - 970
  • [8] Digital compensation of DAC mismatches in multibit delta-sigma ADCs
    Gagnon, G.
    MacEachern, L.
    ELECTRONICS LETTERS, 2008, 44 (12) : 721 - U102
  • [9] Digital Calibration of DAC Unit Elements Mismatch in Pipelined ADCs
    Mafi, Hamidreza
    Yavari, Mohammad
    Shamsi, Hossein
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2016, 63 (01) : 34 - 45
  • [10] Digital background calibration of interstage-gain and capacitor-mismatch errors in pipelined ADCs
    Taherzadeh-Sani, Mohammad
    Hamoui, Anas A.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 1035 - +
12345