Behavioral simulation of fractional-N frequency synthesizers and other PLL circuits

被引：11

作者：

Perrott, MH ^{[1
]}

机构：

[1] MIT, EECS, Dept Elect Engn & Comp Sci, Cambridge, MA 02139 USA

来源：

IEEE DESIGN & TEST OF COMPUTERS | 2002年 / 19卷 / 04期

关键词：

D O I：

10.1109/MDT.2002.1018136

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Two techniques are presented that allow fast and accurate simulation of fractional-N synthesizers. A uniform time step allows implementation of these techniques in various simulation frameworks, such as Verilog, Matlab, and C or C++ programs. The techniques are also applicable to the simulation of other PLL systems, such as clock and data recovery circuits.

引用

页码：74 / 83

页数：10

共 50 条

[41] Fast-Switching Technique for Fractional-N Digital Bang-Bang PLL-Based Frequency Synthesizers
Tuan Minh Vo
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (04) : 2001 - 2005
[42] A New Spurious Component Suppression Technique in Fractional-N Frequency synthesizers
Wang, Hongyu
Brennan, Paul V.
2008 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM, VOLS 1 AND 2, 2008, : 753 - 757
[43] Closed-Loop Nonlinear Modeling of ΣΔ Fractional-N Frequency Synthesizers
Hedayati, H.
Bakkaloglu, B.
2007 70TH ARFTG MICROWAVE MEASUREMENT CONFERENCE (ARFTG), 2007,
[44] A modified pulse swallow frequency divider for fractional-N PLL
Yan, Peihui
Jiang, Jinguang
Liu, Jianghua
Tang, Yanan
IEICE ELECTRONICS EXPRESS, 2020, 17 (18) : 1 - 5
[45] Comparison of the Simulated Performance of Divider Controllers for Fractional-N Frequency Synthesizers
Lu, Xu
Kennedy, Michael Peter
2023 34TH IRISH SIGNALS AND SYSTEMS CONFERENCE, ISSC, 2023,
[46] Phase Noise and Spur Performance Limits for Fractional-N Frequency Synthesizers
Kennedy, Michael Peter
Mo, Hongjia
Donnelly, Yann
2015 26TH IRISH SIGNALS AND SYSTEMS CONFERENCE (ISSC), 2015,
[47] Model, analyze, and simulate ΣΔ fractional-N frequency synthesizers -: Part 1
Fan, YP
MICROWAVES & RF, 2000, 39 (13) : 183 - +
[48] On the analysis of ΔΣ fractional-N frequency synthesizers for high-spectral purity
De Muer, B
Steyaert, MSJ
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2003, 50 (11): : 784 - 793
[49] New suppression scheme of ΔΣ Fractional-N spurs for PLL synthesizers using analog phase detectors
Tajima, K
Hayashi, R
Takagi, T
2005 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM, VOLS 1-4, 2005, : 1183 - 1186
[50] Design Considerations for Autocalibrations of Wide-Band Delta Sigma Fractional-N PLL Synthesizers
Shin, Jaewook
Shin, Hyunchol
JOURNAL OF ELECTRICAL AND COMPUTER ENGINEERING, 2011, 2011

← 1 2 3 4 5 →