Body-contacted SOI MOSFET structure with fully bulk CMOS compatible layout and process

被引:34
|
作者
Koh, YH
Choi, JH
Nam, MH
Yang, JW
机构
[1] Hyundai Electronics Indust. Co., L.
关键词
D O I
10.1109/55.556094
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new SOI MOSFET structure to reduce the floating body effect is proposed and successfully demonstrated. The key idea of the proposed structure is that the held oxide does not consume the silicon film completely, so that the well contact can suppress the body potential increase in SOI MOSFET through the remaining silicon film between the field oxide and buried oxide. The measured results show the suppressed floating body effect as expected. This new structure retains most of the advantages in the propagation delay of the conventional SOI MOSFET without body potential instability. An additional advantage of the proposed structure is that the layout and process are the same as those of bulk CMOS.
引用
收藏
页码:102 / 104
页数:3
相关论文
共 50 条
  • [41] 0.8 mu m CMOS process compatible 60V-100m Omega center dot mm(2) power MOSFET on bonded SOI
    Kawaguchi, Y
    Yamaguchi, Y
    Funaki, H
    Terazaki, Y
    Nakagawa, A
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1997, 36 (3B): : 1513 - 1518
  • [42] HIGHER EFFICIENCY OF CMOS-PROCESS-COMPATIBLE PHOTODIODES IN SOI-TECHNIQUE BY REFLECTING FILMS
    KNOSPE, K
    GOSER, K
    JOURNAL DE PHYSIQUE, 1988, 49 (C-4): : 75 - 78
  • [43] A SOI LDMOS technology compatible with CMOS, BJT, and passive components for fully-integrated RF power amplifiers
    Tan, Y
    Kumar, M
    Cai, J
    Sin, JKO
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (10) : 2428 - 2433
  • [44] Fully-depleted SOI process optimization for 60nm CMOS transistors
    Fenouillet-Beranger, C
    Fruleux, F
    Talbot, A
    Tosti, L
    Palla, R
    Cassé, M
    Carriere, N
    Grouillet, A
    Raynaud, C
    Giffard, B
    Skotnicki, T
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 31 - 32
  • [45] Monolithically integrated avalanche photodiode and transimpedance amplifier in a hybrid bulk/SOI CMOS process
    Moloney, AM
    Morrison, AP
    Jackson, JC
    Mathewson, A
    Alderman, J
    Donnelly, J
    O'Neill, B
    Kelleher, AM
    Healy, G
    Murphy, PJ
    ELECTRONICS LETTERS, 2003, 39 (04) : 391 - 392
  • [46] Performance Analysis of Fully Depleted Ultra Thin-Body (FD UTB) SOI MOSFET Based CMOS Inverter Circuit for Low Power Digital Applications
    Mishra, Vimal Kumar
    Chauhan, R. K.
    INFORMATION SYSTEMS DESIGN AND INTELLIGENT APPLICATIONS, VOL 2, INDIA 2016, 2016, 434 : 375 - 382
  • [47] Eliminating the floating-body effects in a novel CMOS-compatible thin-SOI LDMOS
    蒋永恒
    罗小蓉
    李燕妃
    王沛
    范叶
    周坤
    王琦
    胡夏融
    张波
    Journal of Semiconductors, 2013, 34 (09) : 57 - 61
  • [48] A 12.7dBm IIP3, 1.34dB NF, 4.9GHz-5.9GHz 802.11a/n LNA in 0.13μm PD-SOI CMOS with Body-Contacted transistor
    Paulin, R.
    Cathelin, P.
    Bertrand, G.
    Monroy, A.
    Morelle, J.
    Schwartzmann, T.
    2016 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2016,
  • [49] Eliminating the floating-body effects in a novel CMOS-compatible thin-SOI LDMOS
    Jiang Yongheng
    Luo Xiaorong
    Li Yanfei
    Wang Pei
    Fan Ye
    Zhou Kun
    Wang Qi
    Hu Xiarong
    Zhang Bo
    JOURNAL OF SEMICONDUCTORS, 2013, 34 (09)
  • [50] Epilayer Optimization of NPN SiGe HBT with n plus Buried Layer Compatible With Fully Depleted SOI CMOS Technology
    Misra, Prasanna Kumar
    Qureshi, S.
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2014, 14 (03) : 274 - 283