Body-contacted SOI MOSFET structure with fully bulk CMOS compatible layout and process

被引:34
|
作者
Koh, YH
Choi, JH
Nam, MH
Yang, JW
机构
[1] Hyundai Electronics Indust. Co., L.
关键词
D O I
10.1109/55.556094
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new SOI MOSFET structure to reduce the floating body effect is proposed and successfully demonstrated. The key idea of the proposed structure is that the held oxide does not consume the silicon film completely, so that the well contact can suppress the body potential increase in SOI MOSFET through the remaining silicon film between the field oxide and buried oxide. The measured results show the suppressed floating body effect as expected. This new structure retains most of the advantages in the propagation delay of the conventional SOI MOSFET without body potential instability. An additional advantage of the proposed structure is that the layout and process are the same as those of bulk CMOS.
引用
收藏
页码:102 / 104
页数:3
相关论文
共 50 条
  • [21] Fully process-compatible layout design on bond pad to improve wire bond reliability in CMOS ICs
    Ker, MD
    Peng, JJ
    IEEE TRANSACTIONS ON COMPONENTS AND PACKAGING TECHNOLOGIES, 2002, 25 (02): : 309 - 316
  • [22] A Floating Body Cell (FBC) fully compatible with 90nm CMOS Technology(CMOS IV) for 128Mb SOI DRAM
    Minami, Y
    Shino, T
    Sakamoto, A
    Higashi, T
    Kusunoki, N
    Fujita, K
    Hatsuda, K
    Ohsawa, T
    Aoki, N
    Tanimoto, H
    Morikado, M
    Nakajima, H
    Inoh, K
    Hamamoto, T
    Nitayama, A
    IEEE INTERNATIONAL ELECTRON DEVICES MEETING 2005, TECHNICAL DIGEST, 2005, : 317 - 320
  • [23] An Injection Enhanced LIGBT on Thin SOI Layer Compatible With CMOS Process
    Deng, Gaoqiang
    Luo, Xiaorong
    Sun, Tao
    Zhao, Zheyan
    Fan, Diao
    Zhang, Bo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (06) : 2681 - 2685
  • [24] Fully CMOS-SOI compatible low-power directional flow sensor
    Laconte, J
    Rue, B
    Raskin, JP
    Flandre, D
    PROCEEDINGS OF THE IEEE SENSORS 2004, VOLS 1-3, 2004, : 864 - 867
  • [25] A novel fully CMOS process compatible PREM for SOC applications
    Yeh, CC
    Wang, TH
    Tsai, WJ
    Lu, TC
    Liao, YY
    Zous, NK
    Chin, CY
    Chen, YR
    Chen, MS
    Ting, WC
    Lu, CY
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (03) : 203 - 204
  • [26] A simple implanted backgate MOSFET for dynamic threshold control in fully-depleted SOI CMOS
    Tarr, NG
    Soreefan, R
    MacElwee, TW
    Snelgrove, WM
    Bazarjani, S
    1996 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 1996, : 76 - 77
  • [27] SEE in a 0.15 μm Fully Depleted CMOS/SOI commercial process
    Makihara, A
    Yamaguchi, T
    Tsuchiya, Y
    Arimitsu, T
    Asai, H
    Iide, Y
    Shindou, H
    Kuboyama, S
    Matsuda, S
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3621 - 3625
  • [28] HIGH SPEED OPERATION OF SOI PIN PHOTODIODES FABRICATED BY CMOS COMPATIBLE PROCESS
    Maruyama, Takeo
    Maekita, Kazuaki
    Li, Gen
    Iiyama, Koichi
    2014 OPTOELECTRONICS AND COMMUNICATIONS CONFERENCE AND AUSTRALIAN CONFERENCE ON OPTICAL FIBRE TECHNOLOGY (OECC/ACOFT 2014), 2014, : 506 - 508
  • [29] Fabrication of Bulk-Si FinFET using CMOS compatible process
    Zhou Huajie
    Song Yi
    Xu Qiuxia
    Li Yongliang
    Yin Huaxiang
    MICROELECTRONIC ENGINEERING, 2012, 94 : 26 - 32
  • [30] Systematic yield simulation methodology applied to fully-depleted SOI MOSFET process
    Miura, N
    Hayashi, H
    Fukuda, K
    Nishi, K
    IEICE TRANSACTIONS ON ELECTRONICS, 2000, E83C (08) : 1288 - 1294