共 50 条
- [1] Incremental placement algorithm for standard-cell layout [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 883 - 886
- [2] Congestion driven incremental placement algorithm for standard cell layout [J]. ACM SIGDA; IEEE Circuits and Systems Society; IEICE (Institute of Electronics, Information and Communication Engineers); IPSJ (Information Processing Society of Japan) (Institute of Electrical and Electronics Engineers Inc., United States):
- [3] Congestion driven incremental placement algorithm for standard cell layout [J]. ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 723 - 728
- [4] Simultaneous Transistor Folding and Placement in Standard Cell Layout Synthesis [J]. 2021 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN (ICCAD), 2021,
- [5] An optimal pin assignment algorithm with improvement of cell placement in standard cell layout [J]. APCCAS '96 - IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS '96, 1996, : 381 - 384
- [6] Timing-driven pin assignment with improvement of cell placement in standard cell layout [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1552 - 1555
- [7] Standard Cell Layout Design and Placement Optimization for TFET-Based Circuits [J]. 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
- [9] Optimal Transistor Placement Combined with Global In-cell Routing in Standard Cell Layout Synthesis [J]. 2021 IEEE 39TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2021), 2021, : 517 - 524
- [10] A hierarchical placement method for standard cell layout based on wire length driven clustering [J]. 2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 423 - 426