Standard cell layout with regular contact placement

被引:17
|
作者
Wang, J
Wong, AK
Lam, EY
机构
[1] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China
[2] Fortis Syst Inc, Brookline, MA 02445 USA
关键词
double exposure; fabrication-friendly layout; low k(1) lithography; regularly placed contact; RETs; standard cells;
D O I
10.1109/TSM.2004.831522
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The practicability and methodology of applying regularly placed contacts on layout design of standard cells are studied. The regular placement enables more effective use of resolution enhancement technologies, which in turn allows for a reduction of critical dimensions. Although placing contacts on a grid adds restrictions during cell layout, overall circuit area can be made smaller by a careful selection of the grid pitch, allowing slight contact offset, applying double exposure, and shrinking the minimum size and pitch. The contact level of 250 nm standard cells was shrunk by 10%, resulting in an area change ranging from -20% to +25% with an average decrease of 5% for the 84 cells studied. The areas of two circuits, a finite-impulse-response (FIR) filter and an add-compare-select (ACS) unit in the Viterbi decoder, decrease by 4% and 2%, respectively.
引用
收藏
页码:375 / 383
页数:9
相关论文
共 50 条
  • [21] THUNDERBIRD - A COMPLETE STANDARD CELL LAYOUT PACKAGE
    SECHEN, C
    BRAUN, D
    SANGIOVANNIVINCENTELLI, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (02) : 410 - 420
  • [22] A parallel standard cell placement algorithm
    Sun, WJ
    Sechen, C
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1997, 16 (11) : 1342 - 1357
  • [23] Reporting of standard cell placement results
    Madden, PH
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (02) : 240 - 247
  • [24] Tool "magically" creates standard-cell layout
    Moretti, G
    [J]. EDN, 2000, 45 (20) : 24 - 24
  • [25] A LAYOUT SYSTEM FOR MIXED A/D STANDARD CELL LSIS
    HARADA, I
    KITAZAWA, H
    KANEKO, T
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (03) : 322 - 332
  • [26] Modified Standard Cell Methodology for VLSI Layout Compaction
    Chavez-Martinez, E. J.
    Chavez-Martinez, M.
    Gurrola-Navarro, M. A.
    [J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [27] AUTOCELL - A LAYOUT TOOL FOR CMOS STANDARD CELL DESIGN
    BOELDERS, W
    STEMAN, H
    ROTS, F
    VANVUGT, W
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 1986, 33 (04) : 394 - 397
  • [28] Placement watermarking of standard-cell designs
    Irby, DL
    Newbould, RD
    Carothers, JD
    Rodriguez, JJ
    Holman, WT
    [J]. 2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 116 - 120
  • [29] An Analytical Placer for VLSI Standard Cell Placement
    Chen, Jianli
    Zhu, Wenxing
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (08) : 1208 - 1221
  • [30] Adaptive simulated annealing for standard cell placement
    Nan, GF
    Li, MQ
    Lin, D
    Kou, JS
    [J]. ADVANCES IN NATURAL COMPUTATION, PT 3, PROCEEDINGS, 2005, 3612 : 943 - 947