共 50 条
- [26] Modified Standard Cell Methodology for VLSI Layout Compaction [J]. 2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
- [28] Placement watermarking of standard-cell designs [J]. 2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, 2001, : 116 - 120
- [30] Adaptive simulated annealing for standard cell placement [J]. ADVANCES IN NATURAL COMPUTATION, PT 3, PROCEEDINGS, 2005, 3612 : 943 - 947