共 50 条
- [1] Foundry technology for 130nm and beyond SoC [J]. PROCEEDINGS OF THE IEEE 2003 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2003, : 343 - 350
- [2] A Cu interconnect process for the 130nm process technology node [J]. ADVANCED METALLIZATION CONFERENCE 2001 (AMC 2001), 2001, : 39 - 41
- [3] Study of reticle cleaning process for 130nm lithography and beyond [J]. PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY VIII, 2001, 4409 : 430 - 437
- [4] Low-Leakage ESD Structures in 130nm CMOS Technology [J]. PROCEEDINGS OF THE 2020 30TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA), 2020, : 177 - 180
- [5] Design of Passive UHF RFID Tag in 130nm CMOS Technology [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1371 - 1374
- [6] Accurate gate CD control for 130nm CMOS technology node [J]. 2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 183 - 186
- [7] Statistical characterization of hold time violations in 130nm CMOS technology [J]. ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2006, : 114 - +
- [8] A Single Photon Detector Implemented in a 130nm CMOS Imaging Process [J]. ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 270 - +
- [10] Forward body bias for microprocessors in 130nm technology generation and beyond [J]. 2002 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2002, : 312 - 315