Testing and design of CMOS D-latches

被引：0
|
作者：
Aissi, C
Olaniyan, J
机构：
[1] Howard Univ, Washington, DC, United States
来源：
JOURNAL OF TESTING AND EVALUATION | 1997年 / 25卷 / 01期
关键词：
CMOS D-latch; digital circuits; fully testable D-latch (FTD); transistor;
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
The CMOS D-latch is an important block in the design of sequential circuits. Thus, a new fully testable CMOS D-latch (FTD) is proposed. A comprehensive test set that includes possible physical failures is developed. This test set is then applied to the FTD. The cost of implementation, analysis, and simulation of the FTD are all presented. Application of the FTD-latch to build a polarity-hold shift register is shown.
引用
下载
收藏
页码：52 / 60
页数：9
相关论文
共 50 条
  • [31] PRECISE FINAL-STATE DETERMINATION OF MISMATCHED CMOS LATCHES
    VANNOIJE, WAM
    LIU, WT
    NAVARRO, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (05) : 607 - 611
  • [32] Impact of technology scaling on metastability performance of CMOS synchronizing latches
    Baghini, MS
    Desai, MP
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 317 - 322
  • [33] Radiation Hardened Pulsed-Latches in 65-nm CMOS
    Shah, Jaspal Singh
    Sachdev, Manoj
    2016 IEEE CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2016,
  • [34] Cross-Coupled Dynamic CMOS Latches: Robustness Study of Timing
    Mehra, Rishab
    Sourav, Swapnil
    Islam, Aminul
    PROCEEDINGS OF THE FIRST INTERNATIONAL CONFERENCE ON INTELLIGENT COMPUTING AND COMMUNICATION, 2017, 458 : 317 - 325
  • [35] Enhanced fault-tolerant data latches for deep submicron CMOS
    Blum, DR
    Myjak, MJ
    Delgado-Frias, JG
    CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 28 - 34
  • [36] Design, modelling and testing of CMOS-MEMS switch
    Farooq Ahmad
    Wajeeha A. Amjad
    Farhan Mehmood
    Mohammad Tariq Jan
    John Ojur Dennis
    M. Haris Bin Md Khir
    Microsystem Technologies, 2021, 27 : 2543 - 2552
  • [37] Design, modelling and testing of CMOS-MEMS switch
    Ahmad, Farooq
    Amjad, Wajeeha A.
    Mehmood, Farhan
    Jan, Mohammad Tariq
    Dennis, John Ojur
    Khir, M. Haris Bin Md
    MICROSYSTEM TECHNOLOGIES-MICRO-AND NANOSYSTEMS-INFORMATION STORAGE AND PROCESSING SYSTEMS, 2021, 27 (07): : 2543 - 2552
  • [38] Discussion on the low-power CMOS latches and flip-flops
    Qiu, XH
    Chen, HY
    1998 5TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY PROCEEDINGS, 1998, : 477 - 480
  • [39] Single Event Effects on Hard-by-Design Latches
    Wang, Liang
    Li, Yuhong
    Yue, Suge
    Zhao, Yuanfu
    Fan, Long
    Liu, Liquan
    RADECS 2007: PROCEEDINGS OF THE 9TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS, 2007, : 131 - 134
  • [40] Reliable SR latches design using local redundancy
    Lin, S. H.
    Yang, H. Z.
    ELECTRONICS LETTERS, 2007, 43 (02) : 82 - 84
12345