An On-Chip Jitter Tolerance Test Circuit for Mobile and Video Interfaces

被引：0
|
作者：
Kim, Ik-Hwan [1 ]
Jung, Jae-Hong [1 ]
Kim, Sang-Hoon [1 ]
Chun, Jung-Hoon [1 ]
机构：
[1] Sungkyunkwan Univ, Coll Informat & Commun Engn, Seoul, South Korea
来源：
2016 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS-ASIA (ICCE-ASIA) | 2016年
关键词：
on-chip jitter tolerance; phase-locked-loop; jitter injection;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We proposed an on-chip jitter injection circuit embedded in phase-locked-loop for jitter tolerance test of clock and data recovery circuit. The proposed jitter modulation block consists of divider, signal modulator, and modulating charge pump to inject the sinusoidal voltage to the VCO control voltage. Jitter modulation frequency and amplitude cover the jitter tolerance mask for DisplayPort v1.2 from 1 MHz to 100 MHz. The test circuit was implemented using a 28 nm CMOS technology for a 4 Gbps interface.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] An on-chip jitter measurement circuit for the PLL
    Tsai, CC
    Lee, CL
    [J]. ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 332 - 335
  • [2] Employing on-chip jitter test circuit for phase locked loop self-calibration
    Xia, Tian
    Wyatt, Stephen
    Ho, Rupert
    [J]. 21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 12 - +
  • [3] On-chip circuit for measuring jitter and skew with picosecond resolution
    Jenkins, K. A.
    Jose, A. P.
    Xu, Z.
    Shepard, K. L.
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2008, : 257 - +
  • [4] On-Chip Jitter Tolerance Measurement Technique for CDR Circuits
    Son, Kyung-Sub
    Lee, Kyongsu
    Kang, Jin-Ku
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1602 - 1605
  • [5] An on-chip jitter measurement circuit with sub-picosecond resolution
    Jenkins, KA
    Jose, AP
    Heidel, DF
    [J]. ESSCIRC 2005: PROCEEDINGS OF THE 31ST EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2005, : 157 - 160
  • [6] Low-jitter on-chip clock for RSFQ circuit applications
    Zhang, Y
    Gupta, D
    [J]. SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1999, 12 (11): : 769 - 772
  • [7] Low-jitter on-chip clock for RSFQ circuit applications
    Zhang, Yongming
    Gupta, Deepnarayan
    [J]. Superconductor Science and Technology, 1999, 12 (11): : 769 - 772
  • [8] On-chip circuit for measuring data jitter in the time or frequency domain
    Ishida, Masahiro
    Ichiyama, Kiyotaka
    Yamaguchi, Takahiro J.
    Soma, Mani
    Suda, Masakatsu
    Okayasu, Toshiyuki
    [J]. 2007 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2007, : 347 - +
  • [9] Mismatch-tolerant circuit for on-chip measurements of data jitter
    Ichiyama, Kiyotaka
    Ishida, Masahiro
    Yamaguchi, Takahiro J.
    Soma, Mani
    [J]. PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 161 - +
  • [10] Tolerance of on-chip learning to various circuit inaccuracies
    Card, HC
    McNeill, DK
    Schneider, CR
    Schneider, RS
    Dolenko, BK
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1998, 8 (02) : 315 - 327
12345