PCB parameter extraction for signal integrity modeling

被引:1
|
作者
Hu, Kaisheng [1 ]
机构
[1] Ciena, Signal & Power Integr, Ottawa, ON, Canada
关键词
PCB; Relative Permittivity; Loss Tangent; surface roughness; stripline; de-embedding;
D O I
10.1109/EMCSI39492.2022.9889355
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
PCB material parameters (Dk, Df and surface roughness) are key factors for signal integrity analysis. By using the parameters within vendor's datasheets directly, simulation result always have big offset compared with lab measurement result due to different production variations. To improve the accuracy of simulation and guarantee a design to be successful for the first-time, one test coupon board is designed, fabricated, and measured. PCB laminate parameters are extracted based on lab measurements instead of datasheet values. With the extracted parameters and same stack up under same factory production process, high-speed channel simulation can predict transmission line & RF transition's performance on real PCB products with reliable simulation accuracy up to 50 GHz.
引用
收藏
页码:93 / 96
页数:4
相关论文
共 50 条
  • [1] Study of Signal Integrity for PCB Level
    Jiang Jing
    Kong Lingwen
    [J]. 2010 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING (ICEPT-HDP), 2010, : 828 - 833
  • [2] Analysis and Application for Integrity of PCB Signal
    Chen, Xue-Ping
    [J]. 2010 2ND IEEE INTERNATIONAL CONFERENCE ON INFORMATION AND FINANCIAL ENGINEERING (ICIFE), 2010, : 328 - 331
  • [3] Some aspects on modeling of the signal and power integrity in a PCB based on waveform analysis
    Catalin, Arva Mihai
    Bizon, Nicu
    [J]. PROCEEDINGS OF THE 2015 7TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTERS AND ARTIFICIAL INTELLIGENCE (ECAI), 2015, : Y27 - Y32
  • [4] S-Parameter Modeling and Analysis of RGLC Interconnect for Signal Integrity
    Naik, Bhattu. HariPrasad
    Misbahuddin, Md.
    Paidimarry, Chandra Sekhar
    [J]. 2017 INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRICAL, ELECTRONICS AND COMPUTING TECHNOLOGIES (ICRTEECT), 2017, : 11 - 16
  • [6] A signal integrity test bed for PCB buses
    Ren, JH
    Greenstreet, MR
    [J]. IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2004, : 132 - 137
  • [7] Special Issue on PCB Level Signal Integrity, Power Integrity, and EMC
    Kim, Joungho
    Li, Erping
    [J]. IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2010, 52 (02) : 246 - 247
  • [8] Analysis of PCB Via for Signal Integrity Using ANOVA
    Zhou, Shilei
    Guan, Yalin
    Tang, Xinkun
    [J]. ADVANCED RESEARCH IN MATERIAL SCIENCE AND MECHANICAL ENGINEERING, PTS 1 AND 2, 2014, 446-447 : 956 - 960
  • [9] Signal integrity face to face with EMC in PCB design
    Pitica, D
    Lungu, S
    Pop, O
    [J]. 26TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY, CONFERENCE PROCEEDINGS: INTEGRATED MANAGEMENT OF ELECTRONIC MATERIALS PRODUCTION, 2003, : 278 - 283
  • [10] Signal integrity check by simulation to improve PCB performance
    Solanki, SD
    Kumaraswamy, R
    [J]. PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, 2003, : 69 - 76