Silicon resonant tunneling metal-oxide-semiconductor transistor for sub-0.1 μm era

被引:0
|
作者
Matsuo, N [1 ]
Takami, Y
Nozaki, T
Hamada, H
机构
[1] Yamaguchi Univ, Dept Elect & Elect Engn, Ube, Yamaguchi 7558611, Japan
[2] Sanyo Elect Co Ltd, Microelect Res Ctr, Gifu 5030195, Japan
关键词
SRTMOST; sub-0.1 mu m; logic circuit;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The characteristics of the Si resonant tunneling metal-oxide-semiconductor transistor (SRTMOST), which has double-barriers at the both edges of the channel. is examined from viewpoints of the substitution for conventional metal-oxide-semiconductor field-effect transistor (MOSFET) in the sub-0.1 mum era, The influence of the double-barriers on the suppression of the drain currents at the gate-off condition is discussed, and the feasibility of the three-valued logic circuit which is composed of the p-MOSFET and the n-SRTMOST is also shown theoretically.
引用
收藏
页码:1086 / 1090
页数:5
相关论文
共 50 条
  • [1] Study on poly depletion in sub-0.1 μm metal-oxide-semiconductor field effect transistors by scanning capacitance microscopy
    Wang, YG
    Edwards, H
    Ukraintsev, V
    Wu, J
    Chen, J
    Waller, J
    Woodall, D
    Scott, DB
    Machala, C
    Ekbote, S
    Tsao, A
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2004, 22 (01): : 381 - 384
  • [2] Application of advanced metal-oxide-semiconductor transistor in next generation, silicon resonant tunneling MOS transistor, to new logic circuit
    Matsuo, N
    Kihara, H
    Takami, Y
    SOLID-STATE ELECTRONICS, 2003, 47 (11) : 1969 - 1972
  • [3] Optimum treatment for improvement of indium-halo structure for sub-0.1 μm n-type metal-oxide-semiconductor field-effect transistor
    Yeh, WK
    Chou, JW
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 2001, 40 (11A): : L1139 - L1141
  • [4] Efficient improvement of hot-carrier-induced device's degradation for sub-0.1 μm complementary metal-oxide-semiconductor field-effect-transistor technology
    Lin, JC
    Yeh, WK
    Lei, TF
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (4B): : 1737 - 1741
  • [5] Experimental study of impact ionization phenomena in sub-0.1 mu m Si metal-oxide-semiconductor field effect transistors (MOSFETs)
    Hori, A
    Hiroki, A
    Akamatsu, KM
    Odanaka, S
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1996, 35 (2B): : 882 - 886
  • [6] Tunneling spectroscopy of the silicon metal-oxide-semiconductor system
    Lye, WK
    Ma, TP
    Barker, RC
    Hasegawa, E
    Hu, Y
    Kuehne, J
    Frystak, D
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 261 - 265
  • [7] METAL-OXIDE-SEMICONDUCTOR TRANSISTOR
    HILBOURN.RA
    MILES, JF
    ELECTRONIC ENGINEERING, 1965, 37 (445): : 156 - &
  • [8] HIGH-PERFORMANCE SUB-0.1 MU-M SILICON N-METAL OXIDE SEMICONDUCTOR TRANSISTORS WITH COMPOSITE METAL POLYSILICON GATES
    RISHTON, SA
    MII, YJ
    KERN, DP
    TAUR, Y
    LEE, KY
    LII, T
    JENKINS, K
    QUINLAN, D
    BROWN, T
    DANNER, D
    SEWELL, F
    POLCARI, M
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1993, 11 (06): : 2612 - 2614
  • [9] An explanation of the dependence of the effective saturation velocity on gate voltage in sub-0.1 μm metal-oxide-semiconductor transistors by quasi-ballistic transport theory
    Lau, W. S.
    Yang, Peizhen
    Ho, V.
    Toh, L. F.
    Liu, Y.
    Siah, S. Y.
    Chan, L.
    MICROELECTRONICS RELIABILITY, 2008, 48 (10) : 1641 - 1648
  • [10] Fabrication of 0.1 μm complementary metal-oxide-semiconductor devices
    Yoshimura, Toshiyuki
    Aoki, Masaaki
    Ishi, Tatsuya
    Okazaki, Shinji
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1991, 30 (11 B): : 3277 - 3281