Constant-gm Bias Circuit without Off-Chip Components

被引:0
|
作者
Shen, Yongjian [1 ]
Zhang, Ran [1 ]
机构
[1] Southwest China Inst Elect Technol, Chengdu 610036, Sichuan, Peoples R China
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents a process, voltage, and temperature (PVT)-independent constant-gm bias circuit, designed in 0.18 mu m CMOS technology. In this paper, the conventional precise off-chip resistor is replaced by a MOSFET operating in triode region with a novel bias circuit, which behaves like a PVT-independent resistor. Simulations show that the maximum gm variation across process corners is +/- 5.2%, and the worst temperature coefficient across temperature range of -40 degrees C to 85 degrees C is +/- 570ppm/degrees C. The variation of gm is 1.1%/V across supply voltage range of 1.5V to 2.5V at 27 degrees C. The whole circuit consumes 83 mu W with supply voltage of 1.8V.
引用
收藏
页码:1309 / 1311
页数:3
相关论文
共 39 条
  • [31] A 0.37mm2 Fully-Integrated Wide Dynamic Range Sub-GHz Receiver Front-End without Off-Chip Matching Components
    Zhang, Yuncheng
    Liu, Bangan
    Someya, Teruki
    Wu, Rui
    Qiu, Junjun
    Shirane, Atsushi
    Okada, Kenichi
    IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (07) : 334 - 342
  • [32] An SISL Differentially Fed Frequency Reconfigurable Antenna Without Passive Components for the Bias Circuit
    Luo, Yu
    Wu, Zhen
    Zhang, Qing Zhe
    Yan, Ningning
    Ma, Kaixue
    IEEE TRANSACTIONS ON ANTENNAS AND PROPAGATION, 2024, 72 (02) : 1941 - 1946
  • [33] A 2 A Dual Loop LDO With Dynamic Negative Feedback Loop and Gm Boosting Error Amplifier for Off-Chip and Cap-Less Applications
    Ahn, Ho-Chan
    Lee, Chan-Ho
    Nam, Sang-Yun
    Kim, Jeong-Hun
    Park, Hyeonho
    Jeong, Hyun-Woo
    Shin, Jeeyoung
    Choi, Woong
    Jeong, Junwon
    Hong, Sung-Wan
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024,
  • [34] SCATOMi : Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multicasting interconnection architecture
    Kwon, YS
    Park, BI
    Kyung, CM
    21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, : 419 - 425
  • [35] A triple-band WCDMA direct conversion receiver IC with reduced number of off-chip components and digital baseband control signals
    Watanabe, Osamu
    Ito, Rui
    Mitomo, Toshiya
    Saigusa, Shigehito
    Arai, Tadashi
    Toyoda, Takehiko
    IEICE TRANSACTIONS ON ELECTRONICS, 2008, E91C (06) : 837 - 843
  • [36] Hardware efficient multiplier-less multi-level 2D DWT architecture without off-chip RAM
    Wu, Changkun
    Zhang, Wei
    Jia, Qi
    Liu, Yanyan
    IET IMAGE PROCESSING, 2017, 11 (06) : 362 - 369
  • [37] Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture
    Kwon, YS
    Kyung, CM
    MICROPROCESSORS AND MICROSYSTEMS, 2004, 28 (5-6) : 341 - 350
  • [38] High gain/bandwidth off-chip antenna loaded with metamaterial unit-cell impedance matching circuit for sub-terahertz near-field electronic systems
    Mohammad Alibakhshikenari
    Bal S. Virdee
    Dion Mariyanayagam
    Valeria Vadalà
    Mohammad Naser-Moghadasi
    Chan H. See
    Iyad Dayoub
    Sonia Aïssa
    Patrizia Livreri
    Shah Nawaz Burokur
    Anna Pietrenko-Dabrowska
    Francisco Falcone
    Slawomir Koziel
    Ernesto Limiti
    Scientific Reports, 12
  • [39] High gain/bandwidth off-chip antenna loaded with metamaterial unit-cell impedance matching circuit for sub-terahertz near-field electronic systems
    Alibakhshikenari, Mohammad
    Virdee, Bal S.
    Mariyanayagam, Dion
    Vadala, Valeria
    Naser-Moghadasi, Mohammad
    See, Chan H.
    Dayoub, Iyad
    Aissa, Sonia
    Livreri, Patrizia
    Burokur, Shah Nawaz
    Pietrenko-Dabrowska, Anna
    Falcone, Francisco
    Koziel, Slawomir
    Limiti, Ernesto
    SCIENTIFIC REPORTS, 2022, 12 (01)