An approach for detecting multiple faulty FPGA logic blocks

被引：13
|
作者：
Huang, WK [1 ]
Meyer, FJ
Lombardi, F
机构：
[1] Fudan Univ, ASIC & Syst State Key Lab, Shanghai 200433, Peoples R China
[2] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA
来源：
IEEE TRANSACTIONS ON COMPUTERS | 2000年 / 49卷 / 01期
关键词：
FPGA; PLD; multiple faults; C-testability; fault tolerance;
D O I：
10.1109/12.822563
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
An approach is proposed to test FPGA logic blocks, including part of the configuration memories used to control them. The proposed AND tree and OR tree-based testing structure is simple and the conditions for constant testability can easily be satisfied. Test generation for only a single logic block is sufficient. We do not assume any particular fault model. Any number of faulty blocks in the chip can be detected. Members of the Xilinx XC3000, XC4000, and XC5200 families were studied. The proposed AND/OR approach was found to reduce the number of FPGA reprogrammings needed for testing;by up to a factor of seven versus direct methods of multiple faulty block detection.
引用
收藏
页码：48 / 54
页数：7
相关论文
共 50 条
  • [21] KL-Cuts: A New Approach for Logic Synthesis Targeting Multiple Output Blocks
    Martinello, Osvaldo, Jr.
    Marques, Felipe S.
    Ribas, Renato P.
    Reis, Andre I.
    2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 777 - 782
  • [22] FPGA combines multiple serial interfaces and logic
    Bursky, D
    ELECTRONIC DESIGN, 2000, 48 (20) : 74 - +
  • [23] DETECTING FAULTY CAN
    THOMAS, M
    BRITISH MEDICAL JOURNAL, 1964, 1 (539): : 1571 - &
  • [24] Performance Evaluation Based on Placement Planning of Logic Blocks in FPGA Design
    Joseph, Jasmine
    Chalil, Anu
    2018 INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2018,
  • [25] Analysis of FPGA Architecture with Hybrid Logic Blocks Based on ULG and LUT
    Sudhanya, P.
    Rani, S. P. Joy Vasantha
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2024,
  • [26] Online BIST and BIST-based diagnosis of FPGA logic blocks
    Abramovici, M
    Stroud, CE
    Emmert, JM
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (12) : 1284 - 1294
  • [27] A programming approach to the design of asynchronous logic blocks
    Josephs, MB
    Furey, DP
    CONCURRENCY AND HARDWARE DESIGN: ADVANCED IN PETRI NETS, 2002, 2549 : 34 - 60
  • [28] Configurable Logic Blocks and Memory Blocks for Beyond-CMOS FPGA-Based Embedded Systems
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    Ko, Seok-Bum
    Naganathan, Nagi
    Ramasubramanian, N.
    IEEE EMBEDDED SYSTEMS LETTERS, 2020, 12 (04) : 113 - 116
  • [29] Massachusetts'approach to universal coverage: High hopes and faulty economic logic
    Himinelstein, David U.
    Woolhandler, Steffie
    INTERNATIONAL JOURNAL OF HEALTH SERVICES, 2007, 37 (02): : 251 - 257
  • [30] New programmable logic core will allow ASICs to carry embedded FPGA blocks
    Bursky, D
    ELECTRONIC DESIGN, 1999, 47 (18) : 27 - 28
12345