Design and Implementation of a Field Programmable CRC Circuit Architecture

被引：18

作者：

Toal, Ciaran ^{[1
]}

McLaughlin, Kieran ^{[1
]}

Sezer, Sakir ^{[1
]}

Yang, Xin ^{[1
]}

机构：

[1] Queens Univ Belfast, ECIT, Belfast BT3 9DT, Antrim, North Ireland

来源：

IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2009年 / 17卷 / 08期

基金：

英国工程与自然科学研究理事会;

关键词：

Cyclic redundancy check (CRC); error detection; field programmable; network processing; reconfigurable;

D O I：

10.1109/TVLSI.2008.2008741

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The design and implementation of a programmable cyclic redundancy check (CRC) computation circuit architecture, suitable for deployment in network related system-on-chips (SoCs) is presented. The architecture has been designed to be field reprogrammable so that it is fully flexible in terms of the polynomial deployed and the input port width. The circuit includes an embedded configuration controller that has a low reconfiguration time and hardware cost. The circuit has been synthesised and mapped to 130-nm UMC standard cell [application-specific integrated circuit (ASIC)] technology and is capable of supporting line speeds of 5 Gb/s.

引用

页码：1142 / 1147

页数：6

共 50 条

[1] Programmable CRC circuit architecture
Toal, Ciaran
Sezer, Sakir
Yang, Xin
McLaughlin, Kieran
Bums, Dwayne
Seceleanu, Tiberiu
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 123 - +
[2] A Novel Programmable Parallel CRC Circuit
Grymel, Martin
Furber, Steve B.
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (10) : 1898 - 1902
[3] Design and implementation of a programmable coordination architecture for mobile agents
Cabri, G
Leonardi, L
Reggiani, G
Zambonelli, F
TOOLS 29: TECHNOLOGY OF OBJECT-ORIENTED LANGUAGES AND SYSTEMS, PROCEEDINGS, 1999, 29 : 10 - 19
[4] Design and implementation of a wheel speed measurement circuit using field programmable gate arrays in a spacecraft
Thomas, F
Kishore, JK
Bharadwaj, KM
Nayak, MM
Agrawal, VK
MICROPROCESSORS AND MICROSYSTEMS, 1999, 22 (09) : 553 - 560
[5] Design and Implementation of the PLUG Architecture for Programmable and Efficient Network Lookups
Kumar, Amit
De Carli, Lorenzo
Kim, Sung Jin
de Kruijf, Marc
Sankaralingam, Karthikeyan
Estan, Cristian
Jha, Somesh
PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2010, : 331 - 341
[6] Design and implementation of a field programmable smart pixel array
Sherif, SS
Szymanski, TH
Hinton, HS
IEEE/LEOS 1996 SUMMER TOPICAL MEETINGS - ADVANCED APPLICATIONS OF LASERS IN MATERIALS AND PROCESSING, DIGEST, 1996, : B78 - B79
[7] Architectural synthesis and efficient circuit implementation for field programmable gate arrays
Trainor, D.W.
Woods, R.F.
Lecture Notes in Computer Science, 1996, 1142
[8] Asynchronous Circuit Design on Field Programmable Gate Array Devices
Yang, Jung-Lin
Lu, Shin-Nung
Yu, Pei-Hsuan
IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 516 - 522
[9] Design and Implementation of a Time to Digital Convertor Circuit Based on Field-Programmable-Gate-Array in Positioning System
Zhang, Feng
Zhang, Chun
Jia, Xupeng
Zhang, Yu
2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
[10] Design and Implementation of High Performance Parallel CRC Architecture for Advanced Data Communication
Arifin, Md Mashrur
Hasan, Md Tariq
Islam, Md Tarikul
Hasan, Md Almahmud
Mondal, Himadri Shekhar
2019 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL INFORMATION AND COMMUNICATION TECHNOLOGY (EICT), 2019,

← 1 2 3 4 5 →