Multi-column parallel QC-LDPC decoder architecture for NAND flash memory

被引：0
|
作者：
Shen, Wei [1 ]
Chen, Cheng [2 ]
Sha, Jin [3 ]
机构：
[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210046, Jiangsu, Peoples R China
[2] ZTE Corp, Microelect R&D Inst, Nanjing 210046, Jiangsu, Peoples R China
[3] Nanjing Univ, Shenzhen Res Inst, Nanjing 210046, Jiangsu, Peoples R China
来源：
IEICE ELECTRONICS EXPRESS | 2018年 / 15卷 / 10期
基金：
国家重点研发计划; 中国国家自然科学基金;
关键词：
QC-LDPC; NAND flash memory; column-based shuffle decoding; multiple-columns;
D O I：
10.1587/elex.15.20180397
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Quasi-cyclic (QC) low-density parity-check (LDPC) codes are famous for their excellent error correction performance and hardware friendly structure in NAND flash memory application. Array LDPC code is a type of highly structured QC-LDPC code that provides a good balance between performance and complexity. In this paper, a method is proposed for the construction of (18900, 17010) LDPC code that is based on the Latin square and an improved array dispersion strategy to achieve multi-column alignment of the structure. Compared with traditional design, the parallel hardware architecture reduces the number of barrel shifters by 32%. The corresponding ASIC implementation results show that the throughput of the proposed QC-LDPC code was up to 3.49 Gb/s and the throughput-to-area (TAR) of the proposed codes was significantly improved.
引用
收藏
页数：10
相关论文
共 50 条
  • [41] An Efficient Memory-Address Remapping Technique for High-Throughput QC-LDPC Decoder
    Yoon, Ji-Hwan
    Park, Jongsun
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2014, 33 (11) : 3457 - 3473
  • [42] An Efficient Memory-Address Remapping Technique for High-Throughput QC-LDPC Decoder
    Ji-Hwan Yoon
    Jongsun Park
    Circuits, Systems, and Signal Processing, 2014, 33 : 3457 - 3473
  • [43] High Energy-Efficient LDPC Decoder with AVFS System for NAND Flash Memory
    Zhang, Chao
    Mo, Jingtong
    Lian, Zihan
    He, Weifeng
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [44] Multi-rate QC-LDPC Encoder
    Zhang, Huxing
    Yu, Hongyang
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 635 - 638
  • [45] Reduced-complexity local switch based multi-mode QC-LDPC decoder architecture for Gbit wireless communication
    Ajaz, S.
    Lee, H.
    ELECTRONICS LETTERS, 2013, 49 (19) : 1246 - 1248
  • [46] Protograph QC-LDPC Codes Design for Multi-Level Cell Flash Memories
    Kong, Lingjun
    Li, Jun
    Chen, Pingping
    Zhang, Shunwai
    2017 9TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS AND SIGNAL PROCESSING (WCSP), 2017,
  • [47] Design of a High-Throughput QC-LDPC Decoder With TDMP Scheduling
    Zhao, Ming
    Zhang, Xiaolin
    Zhao, Ling
    Lee, Chen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2015, 62 (01) : 56 - 60
  • [48] QC-LDPC Decoding Architecture based on Stride Scheduling
    Kim, Bongjin
    Park, In-Cheol
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 1319 - 1322
  • [49] FPGA Implementation of High Performance QC-LDPC Decoder for Optical Communications
    Zou, Ding
    Djordjevic, Ivan B.
    OPTICAL METRO NETWORKS AND SHORT-HAUL SYSTEMS VII, 2015, 9388
  • [50] A Parallelized Layered QC-LDPC Decoder for IEEE 802.11ad
    Balatsoukas-Stimming, Alexios
    Preyss, Nicholas
    Cevrero, Alessandro
    Burg, Andreas
    Roth, Christoph
    2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
12345