Multi-column parallel QC-LDPC decoder architecture for NAND flash memory

被引：0

作者：

Shen, Wei ^{[1
]}

Chen, Cheng ^{[2
]}

Sha, Jin ^{[3
]}

机构：

[1] Nanjing Univ, Sch Elect Sci & Engn, Nanjing 210046, Jiangsu, Peoples R China

[2] ZTE Corp, Microelect R&D Inst, Nanjing 210046, Jiangsu, Peoples R China

[3] Nanjing Univ, Shenzhen Res Inst, Nanjing 210046, Jiangsu, Peoples R China

来源：

IEICE ELECTRONICS EXPRESS | 2018年 / 15卷 / 10期

基金：

国家重点研发计划; 中国国家自然科学基金;

关键词：

QC-LDPC; NAND flash memory; column-based shuffle decoding; multiple-columns;

D O I：

10.1587/elex.15.20180397

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Quasi-cyclic (QC) low-density parity-check (LDPC) codes are famous for their excellent error correction performance and hardware friendly structure in NAND flash memory application. Array LDPC code is a type of highly structured QC-LDPC code that provides a good balance between performance and complexity. In this paper, a method is proposed for the construction of (18900, 17010) LDPC code that is based on the Latin square and an improved array dispersion strategy to achieve multi-column alignment of the structure. Compared with traditional design, the parallel hardware architecture reduces the number of barrel shifters by 32%. The corresponding ASIC implementation results show that the throughput of the proposed QC-LDPC code was up to 3.49 Gb/s and the throughput-to-area (TAR) of the proposed codes was significantly improved.

引用

页数：10

共 50 条

[1] A memory efficient partially parallel decoder architecture for QC-LDPC codes
Wang, Zhongfeng
Cui, Zhiqiang
2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 729 - 733
[2] An LDPC Decoder Architecture for Multi-rate QC-LDPC codes
Choi, Sung-Woo
Kim, Gyung-Pyo
Kim, Jin-Kyeong
2011 IEEE 54TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2011,
[3] NAND flash memory ECC based on QC-LDPC for space CCD image
Li, Jin, 1600, Board of Optronics Lasers (25):
[4] A memory efficient parallel layered QC-LDPC decoder for CMMB systems
Li, Jiangpeng
Ma, Jun
He, Guanghui
INTEGRATION-THE VLSI JOURNAL, 2013, 46 (04) : 359 - 368
[5] Dispersed Array LDPC Codes and Decoder Architecture for NAND Flash Memory
Shao, Wei
Sha, Jin
Zhang, Chuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2018, 65 (08) : 1014 - 1018
[6] Area-efficient parallel decoder architecture for high rate QC-LDPC codes
Cui, Zhiqiang
Wang, Zhongfeng
2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 5107 - +
[7] A Network-Efficient Nonbinary QC-LDPC Decoder Architecture
Zhang, Chuan
Parhi, Keshab K.
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2012, 59 (06) : 1359 - 1371
[8] Template-Based QC-LDPC Decoder Architecture Generation
Boncalo, Oana
Mihancea, Petru Florin
Amaricai, Alexandru
2015 10TH INTERNATIONAL CONFERENCE ON INFORMATION, COMMUNICATIONS AND SIGNAL PROCESSING (ICICS), 2015,
[9] Memory Compact High-Speed QC-LDPC Decoder
Xie, Tianjiao
Li, Bo
Yang, Mao
Yan, Zhongjiang
2017 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING, COMMUNICATIONS AND COMPUTING (ICSPCC), 2017,
[10] QC-LDPC Gear-Like Decoder Architecture with Multi-Domain Quantization
Boncalo, Oana
19TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2016), 2016, : 244 - 251

← 1 2 3 4 5 →