A 0.3 THz VCO using gm-enhanced technology in 55 nm CMOS

被引:2
|
作者
Fu, Haipeng [1 ]
Song, Qi [1 ]
Ma, Kaixue [1 ]
机构
[1] Tianjin Univ, Sch Microelect, Tianjin, Peoples R China
基金
国家重点研发计划;
关键词
55; nm-CMOS; gm-enhanced; THz; transformer-feedback; VCO; VOLTAGE-CONTROLLED OSCILLATOR; HIGH-EFFICIENCY; HIGH-POWER; DESIGN; MULTIPLIER;
D O I
10.1002/mop.33255
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A power combined terahertz (THz) voltage-controlled oscillator (VCO) is proposed to increase the output power. Based on the traditional transformer-feedback structure, a new negative conductance enhanced (gm-enhanced) technology is presented to enhance the start-up of the proposed THz VCO by adding additional transistors to offset the loss of the source inductance. In addition, a short transmission line is used as a zero-phase shifter to lock the three single-core VCOs for consistent frequency, phase, and amplitude. The fully integrated 300 GHz VCO design is fabricated in 55-nm complementary metal oxide semiconductor (CMOS) process. The measurement results show that by modulating the bias voltage of the transistors, the VCO can achieve a tuning range of 301.2-304.2 GHz with a maximum output power of -7.5 dBm. The chip area is only 554 mu m x 530 mu m.
引用
收藏
页码:1042 / 1047
页数:6
相关论文
共 50 条
  • [41] A 40 GHz quadrature LC VCO and frequency divider in 90-nm CMOS technology
    Usama, Muhammad
    Kwasniewski, Tad A.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3047 - 3050
  • [42] IC design of low power, wide tuning range VCO in 90 nm CMOS technology
    李竹
    王志功
    李智群
    李芹
    刘法恩
    Journal of Semiconductors, 2014, 35 (12) : 137 - 142
  • [43] A CMOS Colpitts VCO Using Negative-Conductance Boosted Technology
    Wang, To-Po
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2011, 58 (11) : 2623 - 2635
  • [44] A 0.56 THz Phase-Locked Frequency Synthesizer in 65 nm CMOS Technology
    Zhao, Yan
    Chen, Zuow-Zun
    Du, Yuan
    Li, Yilei
    Al Hadi, Richard
    Virbila, Gabriel
    Xu, Yinuo
    Kim, Yanghyo
    Tang, Adrian
    Reck, Theodore J.
    Chang, Mau-Chung Frank
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (12) : 3005 - 3019
  • [45] A K-band Application's LC-VCO with Body Biasing Technique using 130 nm CMOS Technology
    Aitoumeri, Abdelhamid
    Zouaq, Karim
    M'Harzi, Zineb
    Bouyahyaoui, Abdelmalik
    Alami, Mustapha
    2018 INTERNATIONAL SYMPOSIUM ON ADVANCED ELECTRICAL AND COMMUNICATION TECHNOLOGIES (ISAECT), 2018,
  • [46] A Transient-Enhanced Low-Dropout Regulator Design With Embedded Voltage Reference in 55-nm CMOS Technology
    Xie, Xinzhe
    Siek, Liter
    2024 IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY, ICICDT 2024, 2024,
  • [47] A low phase noise quadrature VCO using super-harmonic coupling technique in 65-nm CMOS technology
    Ghasemi, Razieh
    Karami, Mohammad Azim
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024, 52 (01) : 97 - 110
  • [48] A 0.3 THz 4 x 4 Cold-FET Imaging Array In 45 nm CMOS SOI
    Uzunkol, Mehmet
    Edwards, Jennifer M.
    Rebeiz, Gabriel M.
    2014 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2014,
  • [49] A leakage current suppression technique for cascade SRAM array in 55 nm CMOS technology
    Chen HongMing
    Cheng YuHua
    SCIENCE CHINA-INFORMATION SCIENCES, 2014, 57 (08) : 1 - 8
  • [50] A leakage current suppression technique for cascade SRAM array in 55 nm CMOS technology
    CHEN HongMing
    CHENG YuHua
    ScienceChina(InformationSciences), 2014, 57 (08) : 208 - 215