System-Level Power-Performance Efficiency Modeling for Emergent GPU Architectures

被引：0
|
作者：
Song, Shuaiwen [1 ]
Cameron, Kirk W. [1 ]
机构：
[1] Virginia Tech, CS Dept, KWII, Blacksburg, VA 24060 USA
来源：
PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12) | 2012年
关键词：
Runtime statistical model; Power; Performance; System-wide; energy consumption; Analytical Model; GPGPU; CUDA;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：473 / 473
页数：1
相关论文
共 50 条
  • [41] System-level Performance of MoS2 Synaptic Transistors in MLP and DNN Architectures
    Rallapalli, Aaseesh
    Bhattacharjee, Shubhadeep
    2023 7TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE, EDTM, 2023,
  • [42] Rapid system-level performance evaluation and optimization for application mapping onto SoC architectures
    Mohanty, S
    Prasanna, VK
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 160 - 167
  • [43] System-level modeling and performance evaluation of speech recognition system based on SystemC
    Liu, Jin-Wei
    Huang, Zhang-Qin
    Hou, Yi-Bin
    Huo, Si-Jia
    Wang, Jin-Jia
    Beijing Gongye Daxue Xuebao / Journal of Beijing University of Technology, 2010, 36 (01): : 117 - 123
  • [44] Adaptive high-end microprocessor for power-performance efficiency
    Trancoso, Pedro
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 221 - 228
  • [45] System-level modeling environment: MLDesigner
    Agarwal, Ankur
    Iskander, Cyril-Daniel
    Shankar, Ravi
    Haraza-Lup, Georgiana
    2008 2ND ANNUAL IEEE SYSTEMS CONFERENCE, 2008, : 396 - +
  • [46] System-level simulation modeling with MLDesigner
    Schorcht, G
    Troxel, I
    Farhangian, K
    Unger, P
    Zinn, D
    Mick, CK
    George, A
    Salzwedel, H
    PROCEEDINGS OF THE 11TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MODELING, ANALYSIS AND SIMULATION OF COMPUTER TELECOMMUNICATIONS SYSTEMS, 2003, : 207 - 212
  • [47] Communication Modeling for System-Level Design
    Kahng, Andrew B.
    Samadi, Kambiz
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 138 - 143
  • [48] An Exploration of ARM System-Level Cache and GPU Side Channels
    Cronin, Patrick
    Gao, Xing
    Wang, Haining
    Cotton, Chase
    37TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, ACSAC 2021, 2021, : 784 - 795
  • [49] GPU-based Acceleration of System-level Design Tasks
    Bordoloi, Unmesh D.
    Chakraborty, Samarjit
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2010, 38 (3-4) : 225 - 253
  • [50] Adaptive Guardband Scheduling to Improve System-Level Efficiency of the POWER7+
    Zu, Yazhou
    Lefurgy, Charles R.
    Leng, Jingwen
    Halpern, Matthew
    Floyd, Michael S.
    Reddi, Vijay Janapa
    PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), 2015, : 308 - 321
12345