High Resolution Latched Comparator Implemented in 22 nm FD-SOI Process

被引：0

作者：

Jaworski, Zbigniew ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, Ul Koszykowa 75, PL-00662 Warsaw, Poland

来源：

PROCEEDINGS OF THE 25TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES 2018) | 2018年

关键词：

Comparator; flash ADC; FD-SOI; back-gate polarization; mismatch compensation;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper presents the design of comparator dedicated for high linearity flash ADC, implemented in 22 nm FD-SOI process with 0.8 V supply. The block employs latched dynamic comparator preceded by two-stage preamplifier. The main obstacle to obtain high resolution comparator is transistor's mismatch resulting in relatively high offset voltage of the amplifier. Thus, compensation technique based on trimming of transistor's threshold voltage by means of modulating of hack-gate polarization has been employed. The obtained comparator presents resolution of +/- 3 mV.

引用

页码：149 / 153

页数：5

共 50 条

[41] Total Ionizing Dose Impact on 22-nm FD-SOI Ring Oscillator Current and Frequency
Clark, Lawrence T.
Brown, William E.
Young-Sciortino, Clifford S.
Butler, Jim D.
Guertin, Steven M.
Holbert, Keith E.
Bikkina, Phaneendra
Bhanushali, Sumukh
Turowski, Marek
Levy, Andrew
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2022, 69 (12) : 2305 - 2313
[42] An Area Efficient 48-62 GHz Stacked Power Amplifier in 22 nm FD-SOI
Cui, Mengqi
Tibenszky, Zoltan
Fritsche, David
Carta, Corrado
Ellinger, Frank
[J]. 2019 14TH EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2019), 2019, : 120 - 123
[43] A 140 GHz T/R Front-End Module in 22 nm FD-SOI CMOS
Tang, Xinyan
Johan Nguyen
Mangraviti, Giovanni
Zong, Zhiwei
Wambacq, Piet
[J]. 2021 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2021, : 35 - 38
[44] A Low Power, Offset Compensated, CMOS Only Bandgap Reference in 22 nm FD-SOI Technology
Poongodan, Prajith Kumar
Bora, Pragoti Pran
Borggreve, David
Vanselow, Frank
Maurer, Linus
[J]. 2018 7TH INTERNATIONAL CONFERENCE ON MODERN CIRCUITS AND SYSTEMS TECHNOLOGIES (MOCAST), 2018,
[45] A Single-Transistor Amplifier With Back-Gate Feedback in 22-nm FD-SOI
Weinreich, Stephen
Murmann, Boris
[J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2022, 5 : 210 - 213
[46] Approaches of multilayer overlay process control for 28nm FD-SOI derivative applications
Duclaux, Benjamin
De Caunes, Jean
Perrier, Robin
Gatefait, Maxime
Le Gratiet, Bertrand
Chapon, Jean-Damien
Monget, Cedric
[J]. METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXII, 2018, 10585
[47] Low noise, high efficiency, segmented LCD drivers for ultra-low power applications in 22 nm FD-SOI
Capeleiro, Rodrigo B.
Santos, Marcelino B.
[J]. 2018 XXXIII CONFERENCE ON DESIGN OF CIRCUITS AND INTEGRATED SYSTEMS (DCIS), 2018,
[48] Back-Bias Generator for Post-Fabrication Threshold Voltage Tuning Applications in 22nm FD-SOI Process
Siddiqi, Arif
Jain, Navneet
Rashed, Mahbub
[J]. 2018 19TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2018, : 268 - 273
[49] Temperature dependence of ESD effects on 28 nm FD-SOI MOSFETs
Xiao, Yiping
Liu, Chaoming
Zhang, Yanqing
Qi, Chunhua
Ma, Guoliang
Wang, Tianqi
Huo, Mingxue
[J]. ENGINEERING REPORTS, 2024, 6 (03)
[50] DTMOS Power Switch in 28 nm UTBB FD-SOI Technology
Le Coz, J.
Pelloux-Prayer, B.
Giraud, B.
Giner, F.
Flatresse, P.
[J]. 2013 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2013,

← 1 2 3 4 5 →