A 12-bit 200kS/s Subranging SAR ADC with an Energy-Curve Reshape Technique

被引:0
|
作者
Hu, Yao-Sheng
Lin, Kai-Yue
Chen, Hsin-Shu [1 ]
机构
[1] Natl Taiwan Univ, Dept Elect Engn, Taipei 10617, Taiwan
关键词
Analog to digital converter (ADC); successive approximation register (SAR); subranging; low power; touch sensing; smart wake-up;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents an energy-efficient 12-bit 200kS/s subranging SAR ADC for multi-touch sensing applications. In order to reduce DAC power consumption, an energy-curve reshape technique is proposed to fit the switching energy curve to the characteristics of Rx signals. An auxiliary polarity quantizer joined with the well-known bottom-plate sampling not only can eliminate the gain mismatch of the subranging architecture but also can be as effective as the top-plate sampling. The ADC low-voltage operation could support the smart wake-up mode in the touch sensing system without using dual reference voltages. A pulse-type self-trigger latch technique is utilized to decrease digital loop power dissipation in the low-voltage environment. This ADC consumes 0.95 mu W at 200kS/s under a 0.7V supply in 40nm CMOS technology. It achieves an SNDR of 69.24dB at Nyquist rate and results in an FoM of 2fJ/c.-s.
引用
收藏
页码:149 / 152
页数:4
相关论文
共 50 条
  • [1] A 12-bit 200KS/s SAR ADC with Digital Self-Calibration
    Zhang, Xiaojie
    Wang, Maodong
    Guo, Liyang
    Wang, Xinghua
    [J]. 2017 IEEE 2ND ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC), 2017, : 2531 - 2535
  • [2] A 510nW 12-bit 200kS/s SAR-Assisted SAR ADC Using a Re-Switching Technique
    Hu, Yao-Sheng
    Lin, Kai-Yue
    Chen, Hsin-Shu
    [J]. 2017 SYMPOSIUM ON VLSI CIRCUITS, 2017, : C238 - C239
  • [3] A 12-bit 200KS/s SAR ADC with a Mixed Switching Scheme and Integer-Based Split Capacitor Array
    Deng, Lin
    Yang, Chao
    Zhao, Menglian
    Liu, Yang
    Wu, Xiaobo
    [J]. 2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
  • [4] A 12-bit 200-kS/s SAR ADC with Hybrid RC DAC
    Kim, Mi-rim
    Kim, Young-Ouk
    Kwak, Yong-Sik
    Ahn, Gil-Cho
    [J]. 2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 185 - 188
  • [5] A 12-bit 100-kS/s SAR ADC for IoT Applications
    Chung, Yung-Hui
    Zeng, Qi-Feng
    [J]. 2020 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2020,
  • [6] A 12-bit 100kS/s SAR ADC for biomedical applications
    [J]. Lim, Shin-Il (silim@skuniv.ac.kr), 1600, Science and Engineering Research Support Society (09):
  • [7] 1-kS/s 12-bit SAR ADC with Burst Conversion
    Son, Haewoon
    Yang, Wonseok
    Jung, Hoyong
    Jang, Young-Chan
    [J]. 2023 20TH INTERNATIONAL SOC DESIGN CONFERENCE, ISOCC, 2023, : 295 - 296
  • [8] A low power 12-bit 200-kS/s SAR ADC with a differential time domain comparator
    杨思宇
    张辉
    付文汇
    易婷
    洪志良
    [J]. Journal of Semiconductors, 2011, 32 (03) : 88 - 93
  • [9] A low power 12-bit 200-kS/ s SAR ADC with a differential time domain comparator
    Yang Siyu
    Zhang Hui
    Fu Wenhui
    Yi Ting
    Hong Zhiliang
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (03)
  • [10] A 16-BIT 200KS/S Multi-channel SAR ADC in 55nm CMOS
    Zhang, Guohe
    Zhao, Tian
    Zhang, Haifeng
    Liang, Feng
    [J]. PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018), 2018, : 998 - 1002